27/12/18

Types of instructions: - Arithmetic & logical instruction, branch instructions, Addressing modes, Input output operations

Introduction: From unit-11 we concluded that we need an instruction to provide a communication between memory, processor, input/output devices.

→ Mainly there are 3 different ways of organising instructions: - 1i) ARM (Advanced Risk machine instructions Motrolal processor architechture (iii) Intel processor architechture.

These 3 have diff instruction formals & diff addressing modes. & it's own (i.e., diff) Assembly language notation.

aglishes > speed of processor depends on instruction format design.

ARM (Advanced Risk machine instruction):-

-> ARM processor, will be used in mobiles

> It follows 32-bit instruction format.

Ege- opcode Rd, Rn, Rm

Rn, Rm are operands

Rd - destination Register.

20 16 11 3

condition op code Rn Rd Otherinfo Pm

Arithmetic & logic Instructions


-> The basic assembly language expression for arithmetic instruction is:

Opcode Pd, Rn, Rm


-> operation is specified by the opcode.


-> Pm, Pn are general purpose registers used for operands. -> The result is placed in register rd opcodes are written in capi Eg: ADD Ro, R2 R4 -tal letters in APM" RO - [R2]+[R4] -> RTM Motation. Here I J- L'Square braces) means orddresses -) Registers can have addresses. Eg: SUB RO, R6, R5. , Eg: ADD RO, RURS, LSL#4 $P_0 \leftarrow [P_6]-[P_5]$ $P_0 \leftarrow [P_1]+[P_5]*2$ Eg- MLA RO/PI, P2, R3. MLA - multiply accu - mlate operation Po < [R1] *[R2] +[R2] → In ARM 3 to 4 instructions can be written single instruction. → MLA "instruction is used for the Analog digital signal processing Advantages of ARM:-→ In other instructions sets shift operations are seperately written. Eg: ADD RO, R, R2, LSL#2 Po ← [R1]+[P,]* 2 -> Dt saves code space and can potentially improve performance. 2/119 ARM logical Instructions: > The instructions are AND, OR, XOR, BIC (Bit clear), MUN ii) AND: Ege AND Rd, Rn, PM

Ry ([Rn] N[Rm] > AND Ro, Po, RI $R_0 \leftarrow [R_0] \land [R_1]$ ≥ Ego- Ro - D2 FA 62 CA P1 - 0000 FFFF AND Ro, Ro, RI RO - [RO]A[RI] = 62CA OR:- Ro < 000062CA. Eg: Rox D&FA6&CA
RI — DOODFFFF JOZFA ORR RO, RO, RI Ro← O2FAFFFF BIC (Bit clear):-> BIC Ro, Ro, RI -) This instruction is closely related to AND instruction it complements each bit in operand Rm before doing AND operation with the bits in Rn RI-0000 FFFF Ro ← 02 F A 0000 MVN (Move Negate instruction): -Eg: MVN Rd, Rn RI EN [Pn] > Rg < O FOF OF OF MVN Ro, Rg Ro < FOFOFOFO



"offest's how much distance garget address exists from Program counter value. Effective Address = [pc] + offset LOCATION = 1008 +92 To caluclate offset 1100 = 1008 + offset 1100-1008 = offset 92 = offset. -> Here BED Results in Jumping from one memory log -tion to another memory location. -> offset is caluclated as effective address - content pc Contents of Pe -> affset binary value gets stored in 0-23 bits. →27-31 bits are conditional codes Ly stores which is binary equivalents o or 1 it is 1 -> It wants to get executed. (i.e., memory's asking processor to execute) In BERS means set conditional flag to 1 If it is only BEQ it moves to processor but not executed in the ARM. BEQS is conditional flag by processor in ARM. If 1 - moves to processor & gets executed by processor IN ARM 0 - moves to processor & not get excellented by Processor in ARM Eg: - ADDS Ro, RIR2 Here Ro & Ri gets add and the result is stored in R2 is moved to processor as flag is I and get's executed by processor. CMP Rn, Rm [Rn]-[Rm]





Scanned by CamScanner

pre andered [Pn, #10ffset] EA = [Pn] + offset. pre Indexed with write back ea - IPA + offset Pn < [Pn] + offset [Prittoffset]! means write back Thing -> write Assembly language code for storing two -dimensional Array caluctate sum of elements in LDR RU [P], RIO, LSL#2 first row 1000 EA = [-P2] + {Ridshifted 29 Base register - 1000 + 100 =1100 LP21, P10, LSL#2 offset register 6 -17 321 25725 R2 [[R2] + Ronshifted] P2 (1100) -> Generally in a memory processor elements of matria, store row-wise but where as for ARM processor elements of matrix store in column-wise. -> This is post-index with write back, Here offeset. as magnitude [Rn], Rm, shift post index EA = (Rn)Pn ← [Rn] + [Rm] Shifted. For abre Eg: EA = [P2] = 1000 Ra = [R2] + [P10] shifted 1000 + 100 Rat 1100 EA = [P] -100

