


in Data Register contains data which has to exchange to on from processor. ie, Data Register (DATAIN, DATA OUT) In STATUS Register means the third bit in an 8 bit register. that 3rd bit register is SIN flag if SIN is a processor has to wait if SIN is I processor more (Refer Branch Instructions) (ii) control circuits:--> Eives Idea about synchronisation, program controll -ed Ilo. Problem: Until SIN = 1 processor has to be in wait condition (or) For every unit of clk cycle processor looks up into SIN (01) polls with SIN until SIN=1 → this is time waste for processor -> In this wating time processor can execute another Instruction so that system performance can another name interrupt solution: When data is ready send a signal from mcrease. control circuit to the processor then processor reads data from data in register so this is called Synchronisation. This also called Program controlled Ilo · Data lines control lines Data 4 control IO Address circuits interface Deco der Input Device. Fig. Ilo interface for an input device.



service routine | printer software) by storing Pc value (i+1) & voriables in processor registers (01) stack memory organisation. -> After executing ISP processor returns back to (it) i.e. point of Interrupt. -> Interrupt latency should be very very less. 4 Another application os executes all it's responsiblites using signals eq: real time applications railway signal, traffic. control signal. Interrupt: > An iterrinterrupt is a signal which stops current execution of the. Interrupts enable transfer of control from one. Program to another to be infiated, by an event external to the computer 8 all Interrupt Hard ware: -INTR Ilo, Ilon Ilon Processor 2) If Vdd=1 1) If Vdd = 0 INTR =0 DNTR = 1 open circuit - off. closed circuit - on. 3) All Ilo devices associated with switches. 4) To generate interrupt for Ilo 1 INTR =1, Vdd =0


INTRy = 1 (close switch) (5) All the switches should be grounded. (6) INTR = INTRI+ INTR2 + --- + INTRN 1 = 1 to Enabling and Disabling Interrupts: The first statement in the ISP is that it dis -ables the Interrupt request The last statement in IsR it enables the Interrupt request (enable)


(enable)

Processor register is zero: Every processor. maintains process status Register 4 ps R = 1 it indicates that the processor is busy with processing instructions (disable). 3 If interrupt hardware is designed with Edge trigged circuit it can handle only one interrupt at a time such that other Ilo device has to a wait. Interrupt pequest Interrupt (1) response 3 PSP=1. Ta) Disables Interrupt PSR=0 wait 24-1 DSR (B) Enables Interrupt request line. Summary: -Step1: The device raises an interrupt request processor interacts the program big executed Step 2? - The


stept 3: - Interrupts are disabled by changing thr. (waiting state). control bits in the psr (except in the case of Edge triggerd Interrupts) Othe device is informed that it's request has been recognised and in response it deactives the interrupt request signal. 1 The action requested by Interrupt is performed by ISR @ Interrupts are enabled and execution of the interrupted program is resumed from point of Interrupt. ally Handling Multiple devices: eyer test book multiple interrupts occurs the problems. > when that arise is polling, the solution for this is Vectored Interpolation., processor priority arbitary circuit--> when multiple interrupts in a single unit of clock cycle simultaneously this is Daisy problem.

To this all the interrupts, having same priority. are grouped and on this shortestyob & Round robbin, FCFS algorithms are performed. - is closer to processor which execute first. >> priority arbitoration circuit INTRP P - Device P Device 2 Device 2 0 IATINEL Ce INTA2 53 Fig: Implementation of interrupt priority using individual interrupt request and acknowledgement line.





blu hardy 16/219 Buses: There are used to transfer data -are components. there are any ways of transfers D. Synchronous Bus 2) Asynchronous Bos => Synchronous: - It follows systematic procedure. stepi) Enabling address line, control line, Data line. Advantages: Data rellable disadvantage-slow. Master-slaves- Master which provides service is called as master device. slave - which utilises service is called as slave device -> The classification of Master or Jave depends on mode of communication. Address Master Control glave



Scanned by CamScanner

28/21918 tandard Input/output Interface; - to transfer data we need busesii) PCI BUS (pheripheral component Internal) (ii) SCSI Bus (Small computer system Interface) und USB (universal serial Bus) (iv) DSA (Industry standard Architecture) -> Based on the required speed of computer the. above bus Interfaces can be included inside. System. -> All the combinations of Interfaces can be included inside computers. i) PCI Bus: -PCI Bus can be seen in mother Board. -> In mother Board we can see a Bridge called PCI Bridge. -> processor, memory & Input loutput devices are communicated using PCI bus and it's bridge memory PRIOCESSOY processor Bus PCI Bridge PCI BUS ISA Interface Ethernet USB controller SCS D Additional controller. Interface ! memory 3CSI BUS DOE Disc Game. CD-ROM controller. Controller CD-ROM Dist1 Disk2 Fige Example of computer system using different Interface

