


The Memory Systems

Basic memory circuits, Memory System consideration,
Read only Memory :-



Cache Memory — Mapping functions, Inter-leaving

Secondary Storage — ~~Single~~ Magnetic Hard disk, optical disks.

- Memory is used to store data temporarily. & to execute programs.
- What ever we write it first stores in main memory
- Memory systems must be fast, inexpensive.
- When MAR connects to memory (Read to memory) & that data is written in MDR (write from memory) the time required by this is less then we can guess the memory speed.
- virtual memory is a technique which is used to organise memory efficiently. It is not a physical memory.

→ Memory address is called physical address.

→ The address which exists in processor is logical address
another name for logical address is virtual address

Basic Concepts:-

→ MAR Stores 32 bits so it need 32 address lines


→ if we have k address lines then we have 2^k words

→ The count of data lines are lesser than the count of address lines

→ If we have 16 cells then will have 8 data lines

→ Here wordlength is 8

→ In single unit of clk cycle we can transfer only one word (i.e., datalines)



→ one of the control line must acknowledgement line.

→ whenever data is ready to write in to datalines then memory sends Memory function completed signal to processor using one of the control line. Then processor enables to read data using data lines.

→ MFC means Memory function control line.

→ (Another control line which contains information the total count no. of bits transferred from memory to processor & processor to memory.)

→ There is another control line which is responsible for count of data transfer between memory & processor.

→ Modern computers are byte addressable. (i.e., 16 bit computer) $16 \text{ bit} = 2^{16} = 64 \text{ kilo byte}$.

$32 \text{ bit} = 2^{32} = 4 \text{ giga byte}$.

$40 \text{ bit} = 2^{40} = 1 \text{ Tera byte memory locations}$

→ There are two ways of ordering & storing data inside memory i.e., Big Indian Byte order & little Indian byte order.

0	1	2	3
4	5	6	7

Big Endian

3	2	1	0
7	6	5	4


Little Endian

Memory Access time:-

- The time between MAR & MDR is the MAT (Memory Access time)
- The time required for ^{Memory} Read & ^{signal called} MFC is, MAT
- MAT is the parameter to compare the speed of memories.

2/3/19 → Memory cycle time

- MAR is not directly connected to memory. There is a interface called Memory mapped unit. The logical address in MAR is then mapped to memory and it converts ^(address decoder decodes) to physical address



Semiconductor circuits:

- Before 1960's magnetic core drums were used to store 0's & 1's. drawback is ^{requires} more space.
- After 1960's semiconductors were introduced. advantage less space. disadvantage more expensive.
- with reasonable ^{cost} with VLSI technology Incorporated. ^{high} to this semiconducting devices
- Ram chip stores 0 & 1's information and this chips

always covered with the ground control lines

Types:- Static Ram:- $\begin{cases} \text{Basic} \\ \text{CMOS (Advanced)} \end{cases}$

Dynamic Ram $\begin{cases} \text{Synchronous} \\ \text{Asynchronous} \end{cases}$

Basic:- This is non-volatile.

→ cheaper than semiconductor devices

→ ~~2 AND~~^{not} gates & 2 transistors.

CMOS:- Non-volatile, Inexpensive.

→ Total 6 transistors

No ~~AND~~^{not} gates

→ draw back complexity is high.


Dynamic:- Only one transistor, one capacitor.

it is very cheap. Draw back is volatile.



this can be overcome by giving power refresh counters. for every 10 millise.

Synchronous:- Faults can be identified easily and it is slow.

Asynchronous:- Fast but Faults identification is difficult.



Static RAM.



→ we have 16×8 RAM How many address lines, data lines required.

$$= 2^4 \times 8 = 4 \text{ address lines} = 8 \text{ data lines.}$$

we also require 4 control lines Read/write, chip select (CS), power, ground for memory.

→ For DRAM we have asynchronous chip select & synchronous chip select along with the above lines.

→ The total lines required by this $16, 4$ address, 8 data, 4 control lines



→ suppose we need $1K \times 1$ RAM it require 1 data lines

$$1024 \times 1$$

$$= 2^{10} \times 1 = 10 \text{ address lines}$$

$$= 4 \text{ control lines}$$

$$\text{total} = 10 + 4 + 1 = 15 \text{ lines required.}$$



6/3/19

2M x 32

2048K x 32

4(512K) x 4 x 8

4(512 x 2¹⁰ x 8)

Four 512K x 8 RAMs.


512 x 2¹⁰ x 8

2⁹ x 2¹⁰ x 8

→ we require 19 Address lines, 8 data lines
and 4 other line Total = 31 lines

Refresh counter

→ In memory cells are organised 2 dimensionally.




Address lines are mapped to column address decoder as well as row address decoder.

Suppose I want to design 128MB RAM using dynamic RAM. the drawback is it needs more circuit connections to solve this there are advanced DRAM's they are SIMM (Single Inline Memory Module), DIMM (Dual Inline Memory Module)

Memory System considerations:-

- The modern SIMM, DIMM are advanced DRAM technologies.
- DRAM's are little slow compared to advanced technologies but gives better for performance in case of larger memories
- Depends on our requirement it will select corresponding chip technology.



\overline{RAS} - Row Address Selector
 \overline{CAS} - Column " "

\overline{CS} - chip selector.

SDRAM - Synchronous Dynamic RAM

ASDRAM - Asynchronous " "

→ Refresh overhead:-

- All Dynamic memories have to be refreshed.
- In older DRAMs a typical period for refreshing all rows was 16 milli sec.
- In typic SDRAM a typical period is 64 millisecc.

consider an SDRAM whose cells are arranged in

$8k = 8192$ rows.

suppose that it takes 4 clock cycles to access each row
then how much time it takes to refresh all rows.

→ then it takes 32768 clock cycles to refresh all rows

At a clock rate of 133 MHz . i.e; $\frac{32768}{133 \times 10^6}$

is the time $246 \times 10^{-3} \text{ sec}$ is the time required

to refresh all rows.

Thus the refreshing processor occupies $0.64 \text{ milliseconds}$
in each time interval


→ The refresh overhead is $\frac{0.246}{64} = 0.38$

19 ROM:-

→ For ROM Read & Write operations can be performed

For ROM only Read operation can be performed.

→ ROM chip circuit is diff from Ram chip circuit.



→ any hardware components connected to it it only reads data.

→ If it is connected it is zero, if it is not connected it is 1 (ie, able to store)

→ It can only perform read operation since P conductive device is grounded.

→ Bit line is connected to power supply.

PROM: Programmable readonly memory.


→ SRAM, DRAMs are volatile when power is lost data is lost.

Why ROM?

→ ROM is having instructions Read. eg's OS Files, Bootstrap loader files (or) Instructions

→ Suppose if we write any bit in above instructions ~~os will not~~ os, Bootstrap loader problem occurs (ie, it does not work).

→ That's why these instructions.



PROM

→ user can access ^{some os} os when they are running and can change functionalities using PROM.

eg: Task bar can be placed at bottom side (or) top

→ PROMs provide convenience & flexibility.

→ Programming ability is achieved by inserting a fuse at point p

→ Advantage of fuse is masking (ie, 0 can be masked to 1 in ROM cell)

EPROM: Erasable & Reprogrammable ROM

→ It remove some set of instructions & replace some set of instructions.

→ If we replace Boot strap loader & write program we

→ Eg: we can write our own program to bring OS to main memory by changing boot code.

A special transistor is used which can use erase & reprogrammable.

→ In EPROM to erase the code UV light will be used. It is costly.

EEROM: Electrical Erasable ROM

→ By using electrical signal we can erase the code.

→ Different voltage signals are needed. (disadvantage)

Flash Memory: which is used in mobiles

→ In memory we use

word of advantage is we can write blocks of data/code instead of a word. Eg: camera captures blocks of 0 & 1 & stores in memory.

→ Previous ROMs requires continuous power supply where as previous ROMs re Flash, require less power.


→ While listening MP3 it represents sound on screens

→ Smart Flash cards (or) SD cards that size 8K, 32, 64, Flash drive permanent storage for Flash memory responsible for


→ Flash drives provides insensitive vibrations

→ The draw back of flash memory is it supports with less Floppy drives i.e. Flash drives storage capacity is very less.

6/5/19 Cache Memory Hierarchy



Cache memory



- The speed of main memory is very low compared to the modern processors.
- Static RAMs are used to design cache memory.
- It is used to increase the speed.
- Cache memory works on the principle of locality of reference.

There are 2 types of locality of reference:-

- Temporal
- Spatial

(i) Temporal: Recently executed instruction is likely to be executed again very soon. Eg:- For loop.

```
for(i=0; i<10; i++)
{
    i = i+10;
}
```

(i) Spatial:- This aspect means in close proximity. to recently executed instructions are like to be executed soon (with respect to the instruction addresses)

→ cache memory is also divided like addresses so these addresses are called as cache block, cache lines

→ The total count of cache block, cache lines is called as cache size.

→ The relation b/w cache size & memory ^{size} is the count of cache size is less than memory size count.

→ Mapping function:- Mapping functions are used to map blocks of data between main memory and cache.

Right through protocol is done by memory as well as copy back ^{or write back} is done by processor.

→ In cache memory we have dirty bit (i) modify bit it says whether ^{it} is updated or not. if it

→ There are three types:- get's update, flag bit get update.

(i) Direct mapping

(ii) Associative mapping

(iii) Set associative mapping

→ Cache has 120 blocks, ^{main} memory 4096 blocks

1 block = 16 words

read hit
read miss
write hit
write miss
Replacement
algorithm

least recent
- lru used

→ Main memory ^{data} has to map to cache memory.

→ consider cache consists of 128 blocks




main memory is of 4096 block.

→ in both memory each block is of 16 words

→ we need to map a ^{word} memory from memory to cache. which block of cache has to choose? & corresponding word has to choose.

Eg:- 130 block ^{main memory} data has to map to cache memory.

$= 130 \div 128$ direct mapping. so it is mapped to second block.



→ It will not search in all blocks whether it is already present or not (duplicates)


→ In cache only 2 block is filled remaining.

9/3/19 all blocks are vacant.

→ In Associative mapping if all blocks are filled, then it use replacement algorithm.


→ Direct mapping is very flexible, this Tag is useful, it show the location where that data data is present.

Associative mapping:-



Tag word	
12	4

MM address



→ In associative mapping it searches whether corresponding word exists or not.

→ If not matches it places that word in any block.

→ Suppose if cache is full. it follows replacement algorithm. it is also called associative search.

→ Advantage - effective


disadvantage - take more time, more cost.

Set Associative mapping - It uses both combinations of direct as well as associative mapping.

→ Here blocks are divided into sets

→ 2 blocks = 1 set.

→ It uses 6 bit tag.



Tag	Set	Word
6		4

MM address

here Eg: 0, 128, 256, 512

⇒ 0/128, 128/128, 256/256, 512/512

Directly all are mapped to zero.


→ Associative search in all blocks of sets

→ If Search unsuccessful replace in vacant block word.

speed b/w memory & processor
system performance measurements:

(i) Hit/Fail Ratio:- read hit, read miss, write hit, write miss

(ii) Memory Inter-leaving



11/3/19

→ It maintain Secondary storage devices.

→ Need for Secondary storage device is, if we use dynamic RAM's every time for storing entire data we need more number of DRAM's.



→ disadvantages:- cost is high

→ Solution is use secondary storage device concept with less cost.



Examples of Secondary storage devices:-

- (i) Magnetic Hard disk.
- (ii) optical disk.

→ Magnetic Hard disks:- There should be read/write head from hard disk which moves data to main



(a) Mechanical structure.



Direction of magnetization.

for magnetized data

- There are two types of encoding techniques are there,
- (i) phase encoding - occupies ^{less} ~~more~~ space
 - (ii) Manchester Encoding → occupies more space.

→ In the most modern disk units the disk & read/write are placed in sealed Air filled Encoder this approach is known as Winchester technology.

15/3/19 Organisation of Data on a Disk:-

→ Disk is collection of surfaces. (cylinder) ^{logically called.}

each surface is having 1000's of tracks and each track is having sectors

→ Sector contains our data.

→ If we want to access data from hard disk.
Surface number. track number. sector number

there are also concepts like sector header, error correction code.

→ There will be gap between sectors that is called as intersector gap.




Fig:- Structure of a disk surface.

Seek Time:- When you place a head, the time required to place head from surface to track.

General seek time range is 5-8 milliser.

Rotational delay (or) latency:-

The time required from track to the starting address to the address + position of the sector.

Access time:- It is the sum of seek time + latency time.

Parameters:- Total no. of surfaces,

Tracks per each surface,

Sectors in each track.

eg:- Total no. of surfaces = 20

Tracks per each surface is 15000

Sectors for each track is 400

→ each sector can hold 512 bytes of data.

$$\begin{aligned}\text{Sol: Size of disk} &= 20 \times 15000 \times 400 \times 512 \\ &= 60 \times 10^9 \\ &= 60 \text{ giga bytes.}\end{aligned}$$

→ Disk controller is used to connect disk to either system bus or memory bus.




Fig:- Disk connected to system bus

→ Hard disk is cheaper compared to ^{RAM} ~~RAM~~ chips.

→ Hard disk can store booting files & os files.

→ even though it can able to store small programs i.e., booting programs permanently. i.e. Hard disk is non-volatile.

→ RAM, ROM, is volatile as these are made of semiconductor devices. it can store data only to milli sec. if it need to store more time we has to provide continuous power supply. Power supply is given by refresh counters

→ Memory mapping unit is a part of memory controller.

→ In disk non need continuous power supply. becoz sectors contain power.

Floppy disk:-



Advantages very simple, flexible, movable.

→ It also uses magnetic plates, phase (or) manchester encoding.

→ It can store 2MB, but magnetic disk can store 60 giga bytes.

→ It has two types: single density, double density.

RAID Technology:-



RAID = Redundant Array Inexpensive data.

→ The above is RAID 0 technology.

→ The challenging task of hard disk is to reduce access time.

→ RAID 0 technology increases speed.

→ RAID 1 divides the hard disk in to two one contains one original data and other is duplicate. when one trashes other remains.

→ RAID 2, RAID 3, RAID 4, technologies follows parity checking schemes.

→ RAID 2, RAID 3, RAID 4. no need full duplication,
of disk.
for reliability it uses parity checking scheme.

→ RAID 5 ^{technology}. It uses parity based error recovery scheme.

→ The combination of these technologies is used.

RAID 10 (Combination of RAID 1 & RAID 0)

→ It contains some other technologies such as
ATA/EIDE disks, SCSI disks, RAID disks.