



always covered withe ground control lines types:- Static Ram: - Basic cmos(Advanced) Dymamic Ram - synchronous Asynchronous. Basic - This is non-volatile. + cheaper than Semi conductor devices -) 2 MAND gates & 2 transistors. cMos:- Mon-volatile, In expensive. -> Total 6 transistors NO NAMED gates -> draw back complexity is high. Dynamic: only one transistor, one +a capacitor. it is very cheap. Draw back is volatile. this can be overcome by giving power refersh. counters. for every 10 millisec. Synchronous: - Faults can be identified easily and it is slow. Asynchronous: - Fast but Faults îdentification is difficult bitling Static RAM.



Scanned by CamScanner



Scanned by CamScanner

Address lines are mapped to column address decoder as well as row address decoder.


Suppose I want to design 128MB RAM using dynamic RAM. the drawback is it needs more circuit connections to Solve this there are advanced DRAM's they are SIMM (single Inline Memory Module). DIMM (Dual Inline Memory Module)

Memory system considerations?

DRAM technologies.

-> DRAM's are little slow compared to advanced techonologies but gives better for performance in case of larger memories

→ Depends on our requirement it will select corresponding thip technology.



RAS - ROW Address Selector Cs - chip selector.
CAS - COlomn II II SDRAM - Synchronou

SDRAM - Synchronous Dynamic PAM ASDRAM - Asynchronous 11 11

> Refresh over head?

-> All Dynamic memories have to be refreshed.

-> In order DRAMS a typical period for regruting.

all rows was 16 milli sec.

-) In typic &DRAM atypical period is 64 millisec.


consider an SDRAM whose celts are arranged in 8k = 8192 rows. thenat it takes 4 clock cycles to acess each row then how much time it takes to refresh ay rous. -) then it takes 82768 clock cycles to refreshay At a clock rate of 138-Megallz. i.e; 32768 xxx is the ti 246 × 10 3 sec is the time required to refresh all rows. Thus the refreshing processor occupies 0.64milliseonly At in each time interval -> The refresh overhead is 0,2116 = 0,38 ROM: > For Ram Read & Write operations can be Persormed For ROM only Read operation can be performed. -> ROM chip circuit is dift from Ram chip circuit Wordine 1 Bitline -) any hardware Pronductive components connected device to it it only reads data. -> If it is connected it is zero, if it is not connected it is I (ie, able to store) -> It can only perform read optration since P conductive device is grounded.

- Bit line is connected to power supply. from: Programmable teadonly memory. -> srom Droms are voltaile when power is lost data. is lost. Why ROM? -> ROM is having instructions Read Eggs as Files, Boot strap loader files (DI) Instructions -> suppose if we write any bit in above instr -uctions os will not os, Boot strap loader problem occurs (ie, it does not work). -> That's why these instructions. RAM. (SRAM, DRAM, SDRAM) ROM & T + pronduction) Main Memory PROM -) user can axess as when they are running and can charle functionalities using PROM. Eg: Task bar can be placed at bottom side or) top → provide convience & flexibility.

→ programming is achieved

→ programming by inserting a fuse at point p -> Advantage of fuse is masting lie, o can be masked tol in Romceu) EPROM: - Erasable & Reprogramable ROM -> It remove some set of instructions & replace. some set of instructions.


-> If we replace Boot strap Loader Erwrite program. We -> Eq: we can write our own program to bring os to main memory by changing boot code. A special transistor is used which can use exast & reprogramble. -> In eprom to erase the code uvlight will be used. This costly. EEROM: - Electrical Erasable Rom -> By using electrical singal we can erase the code. -> Different voltage signals are needed. (disadvantage) Flash Memory: which is used in mobiles -> an menory use con word of advantage is we can write blocks of datallods instead of a word. Eq: camera; captures blocks of 0414 stores in memory. -> previous m Roms requires continous power supply where as previous Roma re Flash, require lass -> while listening MP3 it represents sound on Screens -> Smar' Flash cards (or) SD cards that size 8,46, 32,64, Flash drive permenant storage for Flash responsible for -> Flash drags provides insensitive vibrations -> the draw back of flash memory is it supposts with less Floppy drives lie Flash drives storage capacity is very less.





ii) Spatial: This as pect mean in close proximity. to recently executed instruction are like to be executed soon (with respect to the instruction. addresses) -> cache memory is also divided like addresses so these address are called as cache block, cache. tines - The total count of cache block, cache lines is called as cache size. -> The relation blw cache size & memory is the count of cache size is less than memony size -> Mapping function:
-> Mapping functions are used to map blocks of data between main memory and cache. Right through protocal is done by memory least reco as well as copy back, is done by processor. → In cache memory we have dirty biton modify. bit it says whether, is updated or not if it -> There are three types:- get's opdate, flag bit get update. (i) Direct mapping (i) Associative mapping iii) set associative mapping. -) cache has 120 blocks, memory. 4096 blocks 1 block = 16 words

Main memory has to map to cache memory. -> consider cache consists of 128 blocks main memory is of 4096 block. -) in both memory each block is of 16 words -) we need to map a memory from memory to cache which block of cache has to choose? & corresponding word has to choose.

Eg: Iwo 130 block data has to map to cache. memory. = 130% 128 direct mapping. so it is mapped to second block. Block-0 Block-1. Block-127 Blocke Block 128 Block 49. Tag Blockword Block 255 Memory address Block 256 130./.128 = Block 257. Block 127 Block 4095 -> If will not search in all blocks wheter it is already present for not (duplicates) -> In chache only a block is filled remaining. 9/3/19 all blocks are vacant. > In Associative mapping if all blocks are filled. then it use replacement algorithm. -> Direct mapping is very flexible, tais tag is useful it show the location where that data data is present. Associative mapping -







there is a calso concepts like sector header, error. correction code. - There will be gap between sectors that is called as intersector gap. tractn tracko track 1 Fig. - structure of a one surface. Seet Time! - when you place a header, the time. required to place head from surface to tract. General Seet time range is 5-8 millisec. Rotational delay (or) Laterry:-The time required from track to the starting didness to the address to the Secon. Acess time? - It is the sum of seet time + laten - cy time. Parameters: Total no. of surfaces; Tracks per each surface. sectors in each tract. Frotal no of surfaces = 20

Tracks per earch surface is 15000

Sectors for earch strack is 400.

Sector sector can hold 512 bytes of data.

Soi. Size of disk = 20 x 15000 x 400 x 512

- 60 x 109
- 60 giga bytes.

sither System bus. (or) memory Bus.




Fig: Disk connected to system bus.

- -> Hard disk is cheaper compared to Ramchips.
- -> Hardisk can store booting files & os files.
- -) even though it can able to Store small progra

 -ms i.e, booting programs permenantly. i.e

 thardisk is non-voltaile.
- -) RAM, ROM, is voltailer as there are made of Semiconductor devices it can store data only to milli sec. if it need to store more time we has to provide continous power supply power supply is given by refresh counters

- Memory mapping unit is a part of memory controller
 - -) In dist non need continous power supply becox sectors contain power.


Floppy dist?-

Advantagis very simple, flexible, movable.

- -) It also uses magnetic plates, phase (or) monchester encoding.
- -) It can store 2MB, but magnetic disk can store.

 60 giga bytes.
- -> It has two types: single density, double density.

 RAID Technology:-



RAID= Redundant Array Inexpensive data.

- -) The above is RAID 0 technology.
- -) The Challenging task of hard disk is to reduce.

 acess time.
- -> RAID o technology increases speed.
- -> RAID1 divides the hard dist. in to two one contains one original data and other is duplicate. When one trashes other remains.
- -) RAID3, RAID 4, technologies follows parity checking Scheme

PAID 2, RAID 3, RAID 4. no need full dupflication, of dist realiability it uses parity checking sheme.

The realiability it uses parity based error recovery scheme.

The combination of these technologies is used.

PAID 10 (combination of RAID1 & RAIDO)

Det contains some other technologies such as ATA/EDE Dists, Sest Duts, RAID Distes.