

27/12/18

UNIT - III

Types of instructions:- Arithmetic & logical instructions, branch instructions, Addressing modes, Input output operations

Introduction:- From unit-II we concluded that we need an instruction to provide a communication between memory, processor, input/output devices.

→ Mainly there are 3 different ways of organising instructions:- (i) ARM (Advanced Risc machine instruction) ^{It follows 32 bit format}

(ii) Motrolal processor architecture

(iii) Intel processor architecture.

→ these 3 have diff instruction formats & diff addressing modes. & it's own (i.e. diff) Assembly language notation.

29/12/18 → Speed of processor depends on instruction format design.

ARM (Advanced Risc machine instruction):-


→ ARM processor, ^{mostly} will be used in mobiles

→ It follows 32-bit instruction format.

Eg:- Opcode R_d, R_n, R_m

R_n, R_m are operands

R_d - destination Register.



Arithmetic & logic Instructions

→ The basic assembly language expression for arithmetic instruction is:

Opcode R_d, R_n, R_m

→ operation is specified by the opcode.

→ R_m, R_n are general purpose registers used for operands.

→ The result is placed in register R_d

OpCode
Eg:- ADD R_0, R_2, R_4

"opcodes are written in capital letters in ARM"

$R_0 \leftarrow [R_2] + [R_4] \rightarrow$ RTN Notation.

Here $[\]$ (square braces) means addresses

→ Registers can have addresses.

Eg:- SUB R_0, R_6, R_5

$$R_0 \leftarrow [R_6] - [R_5]$$

Eg:- ADD $R_0, R_1, R_5, LSL \#4$

$$R_0 \leftarrow [R_1] + [R_5] * 2^4$$

Eg:- ADD $R_0, R_3, \#17$

$$R_0 \leftarrow [R_3] + 17.$$

Eg:- MUL R_0, R_1, R_2

$$R_0 \leftarrow [R_1] * [R_2]$$

Eg:- MLA R_0, R_1, R_2, R_3

$$R_0 \leftarrow [R_1] * [R_2] + [R_3]$$

MLA - multiply accu
- late operation
↳ combining together.

→ In ARM 3 to 4 instructions can be written in a single instruction.

→ MLA instruction is used for etio "Analog digital signal processing"

Advantages of ARM:-

→ In other instructions sets shift operations are separately written.

Eg:- ADD $R_0, R_1, R_2, LSL \#2$

$$R_0 \leftarrow [R_1] + [R_2] * 2^2$$

→ It saves code space and can potentially improve performance.

2/1/19 ARM logical Instructions:-

→ The instructions are AND, OR, XOR,

BIC (Bit clear), MVN



(i) AND:-

Eg:- AND $R_d, R_n, \#M$

$$R_d \leftarrow [R_n] \wedge [R_m]$$

→ AND R_0, R_0, R_1

$$R_0 \leftarrow [R_0] \wedge [R_1]$$

→ Eg:- $R_0 = 02FA62CA$

$$R_1 = 0000FFFF$$

AND R_0, R_0, R_1

$$R_0 \leftarrow [R_0] \wedge [R_1] = 62CA$$

OR:- $R_0 \leftarrow 000062CA$

Eg:- $R_0 \leftarrow 02FA62CA$
 $R_1 \leftarrow 0000FFFF$ } 02FA

ORR R_0, R_0, R_1

$$R_0 \leftarrow 02FAFFFF$$

BIC (Bit clear):-

→ BIC R_0, R_0, R_1

→ This instruction is closely related to AND instruction. It complements each bit in operand R_m before doing AND operation with the bits in R_n .

$$R_1 = 0000FFFF$$

$$\text{comp } R_1 = FFFF0000$$

$$R_0 = 02FA62CA$$

$$R_0 \leftarrow 02FA0000$$

MVN (Move Negate instruction):-

Eg:- MVN R_d, R_n

$$R_d \leftarrow N[R_n]$$

→ $R_3 \leftarrow 0F0F0F0F$

MVN R_0, R_3

$$R_0 \leftarrow F0F0F0F0$$

* ARM Digit packing example:-

problem statement: Extract low order 4-bits from ~~pointer~~ POINTER & POINTER+1 and concatenate them into a single byte location ~~packed~~ PACKED

Move #POINTER, R0

MoveByte (R0)+, R1

ShiftL #4, R1

MoveByte (R0), R2

AND R2, 0FH

OR R1, R2


MoveByte R2, PACKED

R0 R1 R2

1004 11010101 11010110
0101000 00000110
01010110

R2 ← 11010110
#2F ← 00001111
R2 ← 00000110

R1 ← 11010101
R1 ← 0101000
R2 ← 00000110
(OR) R2 ← 01010110



IN ARM

LDR R0, POINTER

LDRB R0, [R0]

LDRB R2, [R0, #1]

AND R2, R2, #0F

ORR R2, R2, R0, LSL#4


STRB PACKED, R2

LDR - loader register
L
STRB - Store Byte means 8 bits

3/11/19

Branch Instructions:-

- For branch instructions instruction format is different,
- It is 32-bit format.
- Branch Instruction in ARM is effectively explained by relative addressing Mode.



pc - always contain next instruction address
→ always offset is calculated with respect to pc address

*offset is how much distance target address exists from program counter value.

$$\text{Effective Address} = [\text{pc}] + \text{offset}$$

$$\text{LOCATION} = 1008 + 92$$

To calculate offset

$$1100 = 1008 + \text{offset}$$

$$1100 - 1008 = \text{offset}$$

$$92 = \text{offset}$$

→ Here BEQ Results in Jumping from one memory location to another memory location.

→ offset is calculated as effective address - ~~content~~ [pc]

(Contents of pc)

→ offset binary value gets stored in 0 - 23 bits.

→ 24 - 31 bits are conditional codes

↳ stores which is binary equivalents 0 or 1

If it is 1 → It wants to get executed. (i.e., memory is asking processor to execute)

In BEQS means set conditional flag to 1

If it is only BEQ it moves to processor but not executed in the ARM. BEQS is ^{conditional flag} executed by processor in ARM.

If 1 - moves to processor & gets executed by processor in ARM

0 - moves to processor & not get executed by processor in ARM.

Eg:- ADDS R0, R1, R2

Here R0 & R1 gets add and the result is stored in R2 is moved to processor as flag is 1 and get's executed by processor.

CMP Rn, Rm
[Rn] - [Rm]

→ calculate sum of Array elements in ARM.

In Processor

Move N, R1

Move #POINTER, R2

clear R0

→ ADD (R2), R0

ADD #4, R2

Decrement R1

Branch >0 loop

Move R0, sum.

N- Variable name
no of elements

5	N
1000	POINTER
10	1004
20	1008
30	1012
40	1016
50	1020
SUM	150

In ARM

LDR R1, N

LDR R2, POINTER

MOV R0, #0

loop LDR R3, [R2], #4

ADD R0, R0, R3

SUBS R1, R1, #1

BGT loop

STR R0, SUM

still

R0	R1	R2	R3
0	5	1000	10
10	4	1004	20
30	3	1008	30
60	2	1012	40
100	1	1016	50
150	0	1020	

"BGT" means branch back if not done.

ARM Addressing Modes:-

→ ARM Addressing modes are combination of different addressing modes.

→ It mainly work's with Index mode (offset).

→ Three types of addressing modes:-

(i) Immediate offset.

ii) pre-Indexed

(ii) pre-Indexed with write back, Rn gets updated.

(iii) post Indexed.

(2) offset as magnitude.

(i) pre-Indexed.

(ii) pre-Indexed with write back

(iii) post Indexed.

3. Relative Addressing mode

RM notation

eg: LDR $R_d, [R_n, \#offset]$
source offset should be a value only.

If register contain address, $R_n \leftarrow [R_n + offset] / R_d \leftarrow [R_n] + offset$

→ LDR $R_d, [R_n, R_m]$

If register contain address, $R_n \leftarrow [R_n + R_m] / R_n \leftarrow [R_n] + [R_m]$
Here R_m is offset

→ STR $R_d, [R_n]$

~~$R_d \leftarrow [R_n]$~~ $R_n \leftarrow [R_d]$


→ If register contain address that contain another address that contain value, we use this formulae

→ LDR $R_d, [R_n]$ $R_d \leftarrow [R_n]$
 R_n contents are updated with contents of R_d .

1. Relative Addressing mode

LDR $R_1, ITEM$

→ suppose ITEM is at 1060 location. we want to move R_1 to ITEM



$EA = [PC] + S2$

for that we need to locate PC. Assume PC at 1008 memory location with an offset $S2$. The value 5 in ITEM gets stored in R_1

→ Different processor's follow different addressing mode with diff. meaning.

STR $R_3, [R_5, R_6]$


$R_3 \leftarrow [R_5, 200]$

$R_3 \leftarrow [1200]$

$R_5 \leftarrow [R_5 + R_6]$ 1000

→ This is pre-index with write back 1200

$[R_5 + R_6] \rightarrow$ pre index.



1000 R_5

200 R_6

5 R_3

$$R_3 \leftarrow [R_5] + [R_6] \quad EA = [R_5] + offset$$

$$\leftarrow [1000 + 200] = 1000 + 200$$

$$R_3 \leftarrow [1200] = 1200$$

pre Indexed $[R_n, \#offset]$

$$EA = [R_n] + offset$$

pre Indexed with write back

$$EA = [R_n] + offset$$


$$R_n \leftarrow [R_n] + offset$$

$[R_n, \#offset]!$ means write back

Ex 9 → write Assembly language code for storing two-dimensional Array. calculate sum of elements in first row

$LDR R_1, [R_2], R_{10}, LSL \#2$

eg:



$$EA = [R_2] + [R_{10}] \text{ shifted}$$

$$= 1000 + 100$$

$$= 1100$$

$[R_2], R_{10}, LSL \#2$

$$R_2 \leftarrow [R_2] + R_{10} \text{ shifted}$$

$$R_2 \leftarrow 1100$$

$$R_2 \leftarrow 17$$

→ Generally in a memory processor elements of matrix store row-wise but where as for ARM processor elements of matrix store in column-wise.

→ This is post-index with write back, Here offset as magnitude.

$[R_n], R_m, \text{shift}$ post, index

$$EA = [R_n]$$

$$R_n \leftarrow [R_n] + [R_m] \text{ shifted}$$

For above eg: $EA = [R_2] = 1000$

$$R_2 \leftarrow [R_2] + [R_{10}] \text{ shifted}$$

$$1000 + 100$$

$$R_2 \leftarrow 1100$$

$$EA = [R_2] = 1100$$

$$R_2 \leftarrow [R_2] + [R_{10}] \text{ shifted}$$

$$\leftarrow 1100 + 100$$

$$R_2 \leftarrow 1200$$

Eg. STR $R_0, [R_5, \#-4]!$ → write back.
 \downarrow \downarrow
 R_n R_{n+1}
offset

Immediate offset pre-indexed write back

$$EA = [R_5] + \text{offset}$$

$$= 2012 + (-4)$$


$$= 2008$$

$$R_n \leftarrow [R_n] + \text{offset}$$

$$2012 + (-4)$$

$$R_n \leftarrow 2008$$

$$R_5 \leftarrow 2008$$




$$\Rightarrow \text{STR } R_0, 2008$$

$$R_n \text{ (RTN)} \quad [2008] \leftarrow [R_0]$$

$$\text{STR } R_0, [R_5]$$

$$[[R_5]] \leftarrow [R_0]$$

9/11/19 Input-output operations:- communication between input output devices with other hardware components like processor.



Assume ^{like} the ~~resin~~ register of IN status is loaded with register of R_1


Eg. LDR $R_3, [R_1]$

TST $R_3, \#8$

$$00001000$$

$$00000000$$

→ If 3rd index value is 1 then result is positive.
 if it is zero then the result is negative.



Relative
 (Pre-Indexed with Immediate offset)
 — Location. — $EA = location + [PC] + offset$

Σ

→ If it is '0' then character is not ready in DATAIN Register.

code:

we give 'h' as input

```
READWAIT LDR R3, [R1]
          TST R3, #8
          BEQ READWAIT
          LDRB R3, [R1, #4]
```

→ The address of outstated register is loaded with register R₂

→ should get 'h' as o/p

```
WRITEWAIT LDR R4, [R2]
```

```
TST R4, #8
```

```
BEQ WRITEWAIT
```

```
STRB R3, [R2, #4]
```

```
BNQ READWAIT
```

we should add this stmt for more than one character.

→ write ARM notation for echo ^{line of character} using Input, Output operators

→ ARM addressing modes

→ ARM arithmetic & logic instructions

→ ARM Branch instructions