Machine Instruction & program

Instruction & Instructing sequences: Instructions are needed to perform following operations

- (i) Data transform between memory & processor like instructions
- iii) Arthimetic & Logic operations on data
- iii) program sequencing and control.
- (iv) Input, output transfer.
- → To know abore operations we should learn register transfer language notation. (REN)(RTN)
- -> We need to describe possible locations that are involved in data transfer.
- → Those are memory locations, processor registers, Input/output systems or registers
- → LOC, PLACE, A, VAR → related to memory Location value

 Processor registers are reffered with lo, R1, R2. -
 Plo registers are reffered with DATAIN, DATAOUT,


 OUTSTATUS
- Eq: $R_i \leftarrow [Loc][The contents of memory location with name loc are transestered to register <math>R_i]$
- 2) R₃ \(\text{LR_1] + LR_2} \) The content of Processor register R₁ add to register R₂ stored in Processor Register R₈)
- In RTN contains contents and litts values are locations lie memory locations


Cie, memory locations, processor registers loc), variable names

- Assembly language Motation

 1 Move loc, R, > moving content of loc to processor Register
 R, by overwriting R,
- 2) ADD R1, R2, R3

```
Basic Instruction Types:
 Syntax"- marpard small smillsom
       Operation source1, source2, destination.
 Eg:- c=a+b
  In RTAI C ( [A]+[B]
 In assembly level language ADD A, B, C
 → The above instruction will not execute in sing
 unit of elle cycle since it contain à words
 The possible solution is.
 ADD A,B & Dt contains 2 words
 -> They introduced accumlator (AC) to execute in
   single unit of clk cycle.
>load A [load A content to accumulator)
  Store c Istore accumlator value to memory local
How it stores in modren computers
Move A, R, (01) Move A, RI
Move B, R2 Add B, R1
ADD RURZ Move RUC
Move R2, C
Addressing Modes: -
-> In how many ways assembly language notati
-ons can refer memory locations is given by
addressing modes concept
Different types of addressing modes:
(i) Register mode.
ii) Direct/obslute mode
iii) Immediate mode.
```






Move N. Ry Move Risomi 000 U(Ro), RI (1000) List Student ID Hoop Add Move P2, sum2 list ty 71-20 Add 8(Ro), R2 Move P3, Suma List +8 Add 12 (Po), P3 Add #16, Po Decrement Ry Branch so loop -> General form of index mode is X(P) Where 2 is displacement loffset. X(R) is similar to (X+R) -> effective address = X+[R] -> There are two ways of using index mode. (i) Offset is given as a constant (ie, X(P)) +> X+P (ii) offset is in the register (i.e, (x, P)) W Relative mode? Heree pe program counter which contains next -> As X es displacement we can have -ve aswell -> In Relative modes effective address is calucla -ted by adding. Offset to program counter value. > In general in memory we need to sump from a. memory location to another memory location be; 1016 to 1000 Eg:- present pc value is 1016, next instruction address 1016 X(pc) = -16(pc) = (-16 + 10+6)13 1000 -16 (1000) 1000

17/2/18 Auto increment mode. After acessing the operand, the Move N, R, contents of this register are prove # Nom, R2 auto matically incremented to next clear Ro. memory location. 9 loop; Add (P2)+, 20 First addition happens after that Decrement RI increment to rest memory addrey Branchso loop Move Ro, SUM. happens Ro Numicoo 20 10 30 40 Basic input/output operations:/memory so far we discussed the instructions exists betw teen. memory to processor and processor to memory. There is also instruction between input/output device to memory and processor. system bus J Data out Processor. When SIN is 'o' buffer can't contain the data & SIN 1 buffer having data. process is fast when ito devices are slow. There are 3 instructions for processing the data. ie; in blu ilo 2 processor. (i) Testbit (ii) Branch 20 (iii) Move byte. READWAIT TESTER # 3, INSTATUS Branch = O READWAIT Move Byte DATAIN, RI


WRITE WAIT TEST bit # 3, OUT STATUS. Branch = 0 Read WAIT Move byte RI, DATAOUT > In READWAIT, processor has to wait for reading character until the data is ready in DATAIN. register (buffer) using SIN (STATUS LAGI) This is called processor READWAIT State. -> In WRITE WAIT, processor having the data and it will send to output device otherwise processor. has to wait if DATA out is empty using Sout This is called processor WAIT State. 19/12/18 Role of stacks & Queue's → 8tacks & Queue's are memory organisation techniques -> Stack organises memory using last in First out or) First in last out. -> Queue is First in First out. → two basic operations for stack push & pop. > Eg:-Array Array is organised using stact. 210,20,30,40,50,60 4 30 Jag2 push → Subtract # 4,8p 1 MAR Move MEWLITEM 1SP) Move New Item, - (Sp) # using auto decrement pop -> Move (Sp), ITEM. 30 20 Add #4, 8P 20 Afterpopping Before Move(sp)+, ITEM popping




→ O logical Instructions > we have not seen. instructions @ Shift & Potate Instructions These instru are basically -> there - a five types of logical Instructions (i) AND (ii) OR (iii) NOT (iv) XOR (V) TEST The syntax for all tage instructions are: instruction variable = operand 1 Instruction operand 2 -> both operands are register values (or) one is register. value and the other is memory. -> Another name for AND operation is masking " OR operation is "setting." allall8 -> Another name for xor operation is licteary. (i) AND (Bitwise AND) consider $R_0 = 00000010$, $R_0 = 00000101$ AND RO/(01)4 AND Ro, (OI)H. 00000 101 -) 000,00010 000000001 00000001 00000001 00000000 If we want to mask these > 1010 1101 we use AND operation (i.e. masking) 0000 1111 0000 1101 If Po: tolo 1101 AND Ro, (OF)H -> write assembly language code to check whether It the given number is the given number is even (or) odd. Move X, Ro AND RO, OH Branch = 0 Even logical instructions the relation between Operand & Operand 2 is not like source & destination it is lite operands operation operande result is stored in operandel


```
Test: It is used to say whether given value
   is even or odd.
 → 24 is similar to AND operation but Ro is not
    updated with result ege Test Ro, (01) 4.
 OP
                                 OR Ro, (
 OR RO, (01) H
     Po:0000
                                  Ro: 1010 1101
                  0010.
          0000
                  0001
                                      0101
                                            0000
                  0011
         0000
                                      1111
                                            1101
 XX XDR
          XOR
                Ro / clear Ro
 Po:- 1010 1100
      1010 1100
      0000 0000
                          -> Mot Ro is different from negation
  NOT: NOT PO
                         -> negative number, get stored in
       Ro:- tolo 1100
                        memory using a's complement
      Not 20.0101 0011
                           NOT get stored in memory using
                                   l's complement.
             1010 1100
          1's 0101 0011
         215 - 01010100 84 (negation Po)
 1) logical-shift left
 4) logical shift Right
 3) Arithmetic Shift Left
 4) Arithmetic shift Right
1) logical Shift left: -
                                         - daigram
                                         -> Assembly lang
     Ro-> llo1 1100
                                          -> Explanation.
     Lshift L #2, Po
```

Scanned by CamScanner





Scanned by CamScanner





Scanned by CamScanner