Мультимедиа процессор AIT8328

CPU AIT8328

Datatshee Описание

Notice

- (1) This preliminary specification contains confidential material and information. No part of this document is to be reproduced in any form or by any means without prior agreement from Alpha Imaging Technology Corp.
- (2) The preliminary specification is provided "As Is", and might be subject to change without prior notice.
- (3) Alpha Imaging Technology Corp. disclaims all warranties with regard to this preliminary specification.

Contents

1 0	VERVIEW	5
2 Fl	UNCTION LIST	6
3 BI	LOCK DIAGRAM	9
4 PI	N DESCRIPTION AND DIAGRAM	10
4.1 4.2 4.3 4.4 4.5 4.6	PIN DESCRIPTION (BGA304 AIT8328G) PIN DIAGRAM (BGA304 AIT8328G) PIN DESCRIPTION (BGA277 AIT8328P) PIN DIAGRAM (BGA277 AIT8328P) PIN DESCRIPTION (BGA338 AIT8328Q) (PRELIMINARY) PIN DIAGRAM (BGA338 AIT8328Q) (PRELIMINARY)	17 18 25 26
5 EI	LECTRICAL CHARACTERISTICS	34
5.1 5.2 5.3 5.4 5.5 5.6 5.7	ABSOLUTE MAXIMUM RATINGS DC RECOMMENDED OPERATING CONDITIONS HOST/SENSOR SERIAL INTERFACE PARALLEL SENSOR INTERFACE UART INTERFACE USB2.0 HIGH SPEED INTERFACE POWER ON/OFF SEQUENCE	35 36 37 39 41
6 P/	ACKAGE INFORMATION	44
6.1 6.2 6.3	AIT8328G (BGA304)	45

Figures

Figure 1.	Block Diagram	9
	Host/sensor serial interface timing parameter	
	Parallel sensor interface timing	
_	UART interface timing	
	Power on/off timing diagram	

Tables

Table 1. Absolute Maximum Ratings	34
Table 2. I/O electrical characteristics	
Table 3. Voltage domain	
Table 4. Host/sensor serial interface timing parameter	
Table 5. Parallel sensor interface timing	38
Table 6. UART interface timing	
Table 7. USB Driver Characteristic	41
Table 8. USB Driver/Receiver Timing	42
Table 9. Power on/off sequence parameter	

1 Overview

The AIT8328 is a highly integrated multi-media system-on-chip (SOC) for Sports-cam, Car-cam, and IP-cam devices.

The AIT8328 includes dual 32-bit RISC processors, AIT's advanced ISP engine, and high definition MJPEG/H264 video codec up to 1080P30.

The powerful on-chip ISP (image signal processor) implements the most advanced algorithm to deliver high-quality image and precision control for AF/AE/AWB. The hardwired WDR engine and rolling-shutter compensation also enhance image/video quality in consumer applications.

The MJPEG/H.264 video codec supports up to 30 frames per second with 1920x1080 resolution. Pure hardwired architecture achieves low power operation and extends battery time. MCTF (motion -compensated temporal filter) is integrated to enhance image quality and reduce video bit-rate under dark environment.

The AIT8328, powered by Alpha Imaging Technology, will provide complete development environment for customer. "Time-to-Market" is possible.

Applications

- Sports Camera
- Car Camera
- > IP Camera

2 Function List

□ Dual Core High Performance CPU

Dual 600MHz 32-bit RISC processors

□ Memory Interface

- 16-bit 800MHz data rate DDR2/DDR3 interface up to 4Gb
- Optional stacked 32-bit 400MHz data rate LPDDR
- Optional stacked 16-bit 800MHz data rate DDR3

□ Camera

- Support up to 64M pixel sensor with Bayer, YUV format in parallel or MIPI interface
- High performance image pipeline to support high speed continuous shot up to 13M@30fps
- Full resolution still image capture during video recoding without frame loss (ex. 8M JPEG capture during 1080p30 video recoding)
- Support dual sensor interface (one parallel + one MIPI or two MIPI)
- MIPI CSI (one 4-lane and one 2-lane) interface
- Multiple stream support 1080p + 720p + MJPEG or 2x1080p @ different bit-rate etc. for local storage and network application
- · 3D still and video capture

□ Image Processing

- Rolling shutter compensation
- 3D motion compensated temporal filtering (MCTF) for temporal noise reduction
- Advance spatial noise reduction
- · Electronic and Digital image stabilization
- Calibrated and advanced Automatic Defect Pixel Compensation
- · Lens shading correction

- Advanced Interpolation (Demosaic) algorithm
- Advanced chroma shading
- Space Color non-Uniformity Compensation
- Advanced False Color Reduction
- · Color space conversion
- Enhanced Gamma table
- High Dynamic Range
- Edge Enhancement
- High performance Anti-crosstalk
- · 3D LUT color correction
- Histogram Equalization or Modification
- Blue edge reduction
- Anti-flare
- Brightness/Contrast enhancement
- · Hue/Saturation enhancement

Advanced Auto-Exposure/ Auto-White-Balance / Auto Focus

Black Level Compensation

Multiple special effect like sepia, binary, emboss, negative, sketch, oil, crayon, blackboard

Flexible flash strobe function (IGBT and LED)

Linear digital zoom up to 1024x

□ LCD / TV / HDMI Display

- HDMI 1.4
- Simultaneously LCD and HDMI/TV display output
- · Support LCD panel up to Full HD with 16M colors
- · Support 8/12/16 bit CPU and RGB interface
- 4 layers OSD with alpha-blending, rotation, mirror, flip and scaling function
- Embedded TV DAC to output 480/576 interlace or progressive composite output

□ Video

- Optimized video engine for low power requirement
- Baseline, Main and High profiles H.264 Level 4.1 codec up to 1920x1080@30fps
- Supports both CAVLC & CABAC entropy encoding
- Adjustable motion search complexity
- Flexible bit rate control and frame rate adjustment
- Adjustable motion search complexity to improve video quality under the same bit rate
- Support temporal SVC, multiple ROI, and slice mode
- Support multi-stream output with YUY2, MJPEG, and H.264
- Support Microsoft Lync UCConfig Modie0/1

□ JPEG

- High performance JPEG engine up to 240Mpixel/s
- Compliant with JPEG baseline standard (ISO/IEC 10918) with JFIF.
- Hardware JPEG engine supports up to 64M resolution

□ Voice / Audio

- On-chip audio codec for voice / audio recording with 8K~192KHz sampling rate
- Dual synchronous dual digital audio interface (I2S) for external ADC/DAC support
- High performance audio stereo ADC with SNR up to 106dB
- Support microphone input PGA 0~30dB with 1dB step
- · Optimized power performance for audio core
- Support digital MIC interface
- Support single-ended mono playback with SNR up to 95dB
- Support advanced voice processing algorithm for

Skype audio certification

□ Graphic DMA Engine

- BitBLT
- Line draw
- · Color expansion
- Data Copy/Paste
- Raster Operation
- · Pattern / Solid Fill
- Transparent overlay
- · Hardware cursor
- Hardware image rotate, flip, mirror, scaling and color format transform

Storage controller

- Support 3 x SD / SDIO / mini-SD / T-Flash / MMC / RS-MMC
- Support 512 / 2K bytes page SLC / MLC NAND flash
- Support chip boot up from ROM, SD, or NAND flash

□ USB

- USB 2.0 High Speed device controller and PHY
- Support Microsoft Lync, UVC1.1, UVC1.5 and Skype specification
- Support USB LPM-L1 fast suspend/resume mode

□ Peripheral

- SPI master (x3)
- SPI slave
- I2C master (x3)
- I2C slave
- UART (x4)
- PWM (x18)
- GPIO

- 32K RTC
- · Watchdog timer
- · Power-on reset
- SAR ADC (8-CH)
- IGBT
- IrDA
- □ Clock
 - Support input range from 20~27MHz
 - Multiple PLL for various application combination

· Support fractional and spread-spectrum type PLL

□ Package

- 13x13mm BGA 304-pins (external DDR2 / DDR3)
- 13x13mm BGA 277-pins (stack LPDDR)
- 15x15mm BGA 338-pins (stack DDR3)

Ordering Information

Part Number	Package Size		Note
AIT8328G	13mm X 13mm X 1.2mm	BGA, 304-pins	
AIT8328P	13mm X 13mm X 1.2mm	BGA, 277-pins	
AIT8328Q	15mm x 15mm X 1.2mm	BGA, 338-pins	TBD.

3 Block Diagram




Figure 1. Block Diagram

4 Pin Description and Diagram

4.1 Pin Description (BGA304 AIT8328G)

I: Input pin

IO: Bidirection pin

ID: Input pin with pull-down configuration
 IU: Input pin with pull-up configuration
 IOU: Bidirection pin with pull-up configuration
 IOD: Bidirection pin with pull-down configuration

O: Output pin
Z: Tri-state at reset
HZ: Tri-state Hi-Z at reset
LZ: Tri-state Lo-Z at reset

Pin Num	Pin Name	Туре	Loc.	Rst# state	I DESCRIPTION							
		Syste	m Interface	(11 pi	n) (VDD_AGPIO/VSS)							
1	PRST_N	- 1	W8		Chip reset (low active)							
2	PHI2C_SCL	IOU	U11	HZ	Host I2C slave clock							
3	PHI2C_SDA	IOU	T11	HZ	Host I2C slave data							
4	AGPIO0	IOD	W9	LZ	A-group GPIO0 (Download mode strapping bit0) {AGPIO6, AGPIO0}= 00: Serial flash (SPI type) 01: Serial flash (I2C type) 10: Internal ROM (32K) 11: Host I2C							
5	AGPIO1				A-group GPIO1 (I2C slave address strapping: 0:7'h3, 1:7'h4)							
6	AGPIO2	IOD	V9	μZ	A-group GPIO2 (Boot-up CPU select strapping: 0:CPU A, 1:CPU B)							
7	AGPIO3	IOD	U10	LZ	A-group GPIO3 (PLL boot auto switch boot strapping: 0:enable, 1: disable)							
8	AGPIO4	IOD	W10	LZ	A-group GPIO4 CPU JTAG MODE[0]: CPU JTAG Multi-function select boot strapping '0' CPU A from Multi-function Set 0, CPU B from Set1, Chain mode from Set 0 if enabled '1' CPU A from Multi-function Set 1, CPU B from Set0, Chain mode from Set 1 if enabled							
9	AGPIO5	IOD	V10	LZ	A-group GPIO5 CPU JTAG MODE[1]: CPU JTAG Chain mode boot strapping '0' JTAG chain mode enable '1' JTAG chain mode disable							
10	AGPIO6	IOU	V11	HZ	A-group GPIO6 (Download mode strapping bit1) {AGPIO6, AGPIO0}= 00: Serial flash (SPI type) 01: Serial flash (I2C type) 10: Internal ROM (32K) 11: Host I2C							
11	AGPIO7	IOD	T10	LZ	A-group GPIO7 CPU JTAG MODE[2]: CPU debug mode enable boot strapping '0' CPU Debug mode disable '1' CPU Debug mode enable							

Pin	Pin			Rst#								
Num	Name	Туре	Loc.	state	Description							
Nulli	Ivaille			State	Note: To enable CPU SRST debug mode, {AGPIO7,AGPIO6,APGIO0}							
					= 3'b111;							
		Main	Clock inter	face (2								
12	XSCI	I	B1	Z	Crystal oscillator and main clock input							
13	XSCO	0	C1	Z	Crystal oscillator output							
					n) (VDD_I2S/VSS)							
14	PI2S_SCK	IOD	W11	LZ	I2S serial clock							
15	PI2S_WS	IOD	V12		I2S word clock							
16	PI2S_SDI	IOD	W12		I2S data input							
17	PI2S_MCLK	IOD	U12		I2S master clock							
18	PI2S_SDO	IOD	T12	LZ	I2S data output							
40	IDO DOT N				(11 pin) (VDD_SEN/VSS)							
19	PS_RST_N	IOD	R16		Sensor0 reset							
20	PDCLK	IOD	P16		Sensor0 main clock							
21 22	PSCK PSDA	IOD	N17 N16		Sensor0 serial interface clock Sensor0 serial interface data							
	PSEN	IOD	P17									
23 24	PPXL CLK	IOD	N19		Sensor0 enable Sensor0 pixel clock							
25	PVSYNC	IOD	N18		Sensor0 vertical sync							
26	PHSYNC	IOD	M18		Sensor0 horizontal sync							
27	PS RST N 1	IOD	M17	LZ	Sensor1 reset							
28	PDCLK 1	IOD	M19		Sensor1 main clock							
29	PSEN 1	IOD	L16	LZ	Sensor1 enable							
23	II OLIV_I		RX0 I/F (10		(AVDD MIPI RXO/VSS)							
		<u> </u>	1]	MIPI RX0 D-PHY positive data lane0 input							
	MIPI_RX_0_DA0P	AI	V19	7	Sensor 12-bit mode raw data [11]							
30					Sensor 10-bit mode raw data [9]							
					Sensor 8-bit mode raw data [7]							
					MIPI RX0 D-PHY negative data lane0 input							
31	MIPI RX 0 DA0N	AI	V18	Z	Sensor 12-bit mode raw data [10]							
31	WIII I_IIX_0_BAON			_	Sensor 10-bit mode raw data [8]							
		_		ļ	Sensor 8-bit mode raw data [6]							
					MIPI RX0 D-PHY positive data lane1 input							
32	MIPI_RX_0_DA1P	Al	U19	Z	Sensor 12-bit mode raw data [9]							
					Sensor 10-bit mode raw data [7]							
					Sensor 8-bit mode raw data [5] MIPI RX0 D-PHY negative data lane1 input							
					Sensor 12-bit mode raw data [8]							
33	MIPI_RX_0_DA1N	ĄΙ	U18	Z	Sensor 10-bit mode raw data [6]							
					Sensor 8-bit mode raw data [4]							
				1	MIPI RX0 D-PHY positive clock lane input							
0.4	LAIDI DV O OVD		-	_	Sensor 12-bit mode raw data [7]							
34	MIPI_RX_0_CKP	Al	T19	Z	Sensor 10-bit mode raw data [5]							
					Sensor 8-bit mode raw data [3]							
					MIPI RX0 D-PHY negative clock lane input							
35	MIPI_RX_0_CKN	Al	T18	Z	Sensor 12-bit mode raw data [6]							
33	IVIII I_IIX_0_OKIV		110	~	Sensor 10-bit mode raw data [4]							
					Sensor 8-bit mode raw data [2]							
					MIPI RX0 D-PHY positive data lane2 input							
36	MIPI RX 0 DA2P	Al	R19	Z	Sensor 12-bit mode raw data [5]							
					Sensor 10-bit mode raw data [3]							
0.7	MIDL DV O DAON	Λ1	D10	7	Sensor 8-bit mode raw data [1]							
37	MIPI_RX_0_DA2N	Al	R18	Z	MIPI RX0 D-PHY negative data lane2 input							

Pin	Pin			Rst#	
Num	Name	Type	Loc.	state	Description
					Sensor 12-bit mode raw data [4]
					Sensor 10-bit mode raw data [2]
					Sensor 8-bit mode raw data [0]
					MIPI RX0 D-PHY positive data lane3 input
38	MIPI_RX_0_DA3P	Al	P19	Z	Sensor 12-bit mode raw data [3]
					Sensor 10-bit mode raw data [1]
					MIPI RX0 D-PHY negative data lane3 input
39	MIPI_RX_0_DA3N	Al	P18	Z	Sensor 12-bit mode raw data [2]
					Sensor 10-bit mode raw data [0]
	T	MIPI_	RX1 I/F (6	pin) ((AVDD_MIPI_RX1/VSS)
40	MIPI_RX_1_DA1P	AI	L19	Z	MIPI RX1 D-PHY positive data lane1 input Sensor 12-bit mode raw data [1]
41	MIPI_RX_1_DA1N	Al	L18	Z	MIPI RX1 D-PHY negative data lane1 input
					Sensor 12-bit mode raw data [0]
42	MIPI_RX_1_CKP	Al	K19	Z	MIPI RX1 D-PHY positive clock lane input
43	MIPI_RX_1_CKN	Al	K18		MIPI RX1 D-PHY negative clock lane input
44	MIPI_RX_1_DA2P	Al	J19	Z	MIPI RX1 D-PHY positive data lane2 input
45	MIPI_RX_1_DA2N	Al	J18	Z (22 - 1	MIPI RX1 D-PHY negative data lane2 input
		BGPI	O interface	i -	
46	BGPIO0	IOD	W1	LZ	B-group GPIO10 SIF clock
47	DODIO4	100	\/4	. 7	B-group GPIO11
47	BGPIO1	IOD	V1	LZ	SIF chip select
40	DCDIO0	IOD	WO	LZ	B-group GPIO12
48	BGPIO2	IOD	W2	LZ	SIF data output
49	BGPIO3	IOD	V2	LZ	B-group GPIO13 SIF data input
50	BGPIO4	IOD	V3	LZ	B-group GPIO14 SIF WP N
51	BGPIO5	IOD	W3	LZ	SIF HOLD N
52	BGPIO6	4OD	W4	ĽΖ	B-group GPIO16
53	BGPIO7		A		B-group GPIO17
54	BGPIO8	IOD	U4	LZ	B-group GPIO18
55	BGPIO9	IOD	T6	LZ	B-group GPIO19
56	BGPIO10	IOD	W5	LZ	B-group GPIO20
57	BGPIO11	IOD	V5	LZ	B-group GPIO21
58	BGPIO12	IOD	U5	LZ	B-group GPIO22
59	BGPIO13	IOD	U6	LZ	B-group GPIO23
60	BGPIO14	IOD	V6	LZ	B-group GPIO24
61	BGPIO15	IOD	W6	LZ	B-group GPIO25
62	BGPIO16	IOD	U7		B-group GPIO26
63	BGPIO17	IOD	V7		B-group GPIO27
64	BGPIO18	IOD	W7		B-group GPIO28
65	BGPIO19	IOD	T7		B-group GPIO29
66	BGPIO20	IOD	T8		B-group GPIO30
67	BGPIO21	IOD	U8		B-group GPIO31
68	POR_OPT		P9		Power-on reset option (0:external, 1:internal)
	T			(27 pi	n) (VDD_CGPIO/VSS)
69	CGPIO0	IOD	J16		C-group GPIO32
70	CGPIO1	IOD	J17		C-group GPIO33
71	CGPIO2	IOD	H17		C-group GPIO34
72	CGPIO3	IOD	H19	LZ	C-group GPIO35

Pin Num	Pin Name	Туре	Loc.	Rst# state	Description
73	CGPIO4	IOD	H18		C-group GPIO36
74	CGPIO5	IOD	G19		C-group GPIO37
75	CGPIO6	IOD	G18		C-group GPIO38
76	CGPIO7	IOD	F19		C-group GPIO39
77	CGPIO8	IOD	E19		C-group GPIO40
78	CGPIO9	IOD	F18		C-group GPIO41
79	CGPIO10	IOD	H16		C-group GPIO42
80	CGPIO11	IOD	D19		C-group GPIO43
81	CGPIO12	IOD	G16		C-group GPIO44
82	CGPIO13	IOD	G17		C-group GPIO45
83	CGPIO14	IOD	E18		C-group GPIO46
84	CGPIO15	IOD	F17		C-group GPIO47
85	CGPIO16	IOD	C19		C-group GPIO48
86	CGPIO17	IOD	D18		C-group GPIO49
87	CGPIO21	IOD	B19		C-group GPIO53
88	CGPIO22	IOD	A19		C-group GPIO54
89	CGPIO23	IOD	A18		C-group GPIO55
90	CGPIO24	IOD	F16		C-group GPIO56
91	CGPIO25	IOD	E17		C-group GPIO57
92	CGPIO26	IOD	B18		C-group GPIO58
93	CGPIO27	IOD	C18		C-group GPIO59
94	CGPIO28	IOD	E16		C-group GPIO60
95	CGPIO29	IOD	D17		C-group GPIO61
			O interface		
96	DGPIO0	IOD	W17		D-group GPIO64
97	DGPIO1	IOD	V16		D-group GPIO65
98	DGPIO2	IOD	V17		D-group GPIO66
99	DGPIO3	IOD	U16		D-group GPIO67
100	DGPIO4	IOD	W18		D-group GPIO68
101	DGPIO5	IOD	W19		D-group GPIO69
		LC	D interface		
102- 117	PLCD_D15~0		E1, D1, G2, H4, F2, H2, D2, E2, H3, E3, G3, F3, E4, F4, D3, G4		LCD data [15:0] LCD[0]: software boot-strapping debug mode LCD[1]: software boot-strapping USB full/high-speed select LCD[2]: software boot-strapping USB PID/VID select LCD[5:3]: software boot-strapping options
118	PLCD_WE_N	Ю	F1	Z	LCD write signal
119	PLCD_A0	Ю	J3		LCD command or data selection
120	PLCD_RD_N	Ю	J2		LCD read signal
121	PLCD_CS_N	Ю	H1		LCD enable
122	PLCD1_CS_N	Ю	G1		LCD1 enable
123	PLCD_FLM	IOD	J1		LCD frame sync control
124	PLCD_GPIO	IOD	J4		LCD GPIO
			V out (2 pir		/DD_TV/AVSS_TV)
125	TVOUTC	AO	P3		TV composite current out
126	TV_FSRES	ΑI	P4	Z	TV_FSRES out
					33_HDMI/VDD33_TMDS/VSS_TMDS)
127	HDMI_HPD	I/O	K3		HDMI hot plug detect
128	HDMI_SCL	I/O	L3		HDMI serial interface clock
129	HDMI_SDA	I/O	K4	Z	HDMI serial interface data

Pin	Pin	Туре	Loc.	Rst#	Description						
Num 130	Name HDMI REXT	0	L4	state Z	Connect to external 12Kohm resistor						
131	HDMI CLK P	0	K1		HDMI differential CLK positive output						
	HDMI_CLK_N	0	K2		HDMI differential CLK negative output						
133	HDMI CH0 P	0	L1		HDMI differential CH0 positive output						
134	HDMI CH0 N	0	L2		HDMI differential CH0 negative output						
135	HDMI CH1 P	0	M1		HDMI differential CH1 positive output						
136	HDMI CH1 N	0	M2		HDMI differential CH1 negative output						
	HDMI CH2 P	0	N1		HDMI differential CH2 positive output						
138	HDMI CH2 N	0	N2		HDMI differential CH2 negative output						
100	ITIDIWII_OTIZ_IV		R interface								
139 RST_N_POR_OUT AO V8 Z Power on reset output (open drain output)											
	<u> </u>		interface (3	(VDD RTC/VSS RTC)							
140	RTC_XI		R1		RTC crystal oscillator input						
141	RTC_XO	0	R2	Z	RTC crystal oscillator output						
142	RTC INT	0	R3	Z	RTC interrupt output						
		SAR A	DC interfa		in) (VDD_SADC/VSS)						
143	SADC_AUX0	Al	K14		Auxiliary ADC input channel0						
144	SADC_AUX1	ΑI	K17		Auxiliary ADC input channel1						
					n) (VDD_DRAM/VSS)						
145	DDR_RST_N	0	D5		DDR3 reset (low active)						
146	DDR_CKP	0	B10		DDR3 differential clock positive						
147	DDR_CKN	0	C10	Z	DDR3 differential clock negative						
148	DDR_CKE	0	C9	1000	DDR3 clock enable						
149	DDR_CS_N	0	D9		DDR3 chip select (low active)						
150	DDR_ODT	0	A9	<u> Z</u>	DDR3 on die termination						
151	DDR_RAS_N	0	D10	<u>Z</u>	DDR3 RAS (low active)						
152	DDR_CAS_N	0 0	B9		DDR3 CAS (low active)						
	DDR_WE_N	0	C8		DDR3 write enable (low active)						
	DDR_DM1~0	0	D14, D11		DDR3 write data mask [1:0]						
156-158	DDR_BA2~0	0	A7, C7, A8 B3, A3,	Z	DDR3 bank address [2:0]						
159- 173	DDR_A14~0	0	B3, A3, B6, B4, D8, C5, A2, A4, C4, A5, D6, B7, B5, C6, A6	Z	DDR3 address [14:0]						
174-175	DDR_DQS_P1~0	10	A14, A11	Z	DDR3 data strobe[1:0] positive						
176-177	DDR_DQS_N1~0	10	B14, B11		DDR3 data strobe[1:0] negative						
178- 185	DDR_DQ7~0	Ю	A13, D13 C13, B13, A12, C12, B12, C11	Z	DDR3 input/output data [7:0]						
186- 193	DDR_DQ15 ₇ 8	Ю	C16, B16, A16, B15, A15, D15, C15, C14	Z	DDR3 input/output data [15:8]						
194	DDR_ZQ	Al	B8	Z	DDR3 calibration						
195	VDD_VREFDQ	Al	D12	Z	DDR3 PHY DQ reference voltage						
196	VDD_VREFCA	Al	D7	Z	DDR3 PHY Command/Address reference voltage						
197	DDR2_A3	0	A17	Z	DDR2 A3						
			rface (10 pi		VDD_AUDIO /AVSS_AUDIO)						
198	MIC_LP	ΑI	W13	Z	Left differential microphone positive input						

Pin	Pin	_		Rst#							
Num	Name	Type	Loc.	state	Description						
199	MIC_LN	ΑI	V13	Z	Left differential microphone negative input						
200	MIC_RP	ΑI	W15		Right differential microphone positive input						
201	MIC_RN	ΑI	V15	Z	Right differential microphone negative input						
202	PAUXL	ΑI	U13	Z	Left channel single-ended auxiliary input						
203	PAUXR	ΑI	U14	Z	Right channel single-ended auxiliary input						
204	MICBIAS_L	AO	V14	Z	Left microphone bias output						
205	MICBIAS_R	AO	W14		Right microphone bias output						
206	LINEOUT	AO	U15		Line amplifier positive output						
207	PVREF	AO	T15	Z	Band-gap reference voltage output						
207	I VIIL				(A 10uF capacitor is recommended to connect to this pin)						
					JSB_3V3/VSS_USB)						
	PUSB_DP	Ю	T1		USB2.0 D+						
209	PUSB_DN	Ю	U1		USB2.0 D-						
210	PUSB_RREF	AO	T5		USB PHY external reference resistor (12K ohm +/-1%)						
211	PUSB_ID	ΑI	T2		USB plug indicator						
212	PUSB_VBUS	Al	T3		USB bus power						
	Interest en		NC (2 pin		D_DGPIO/VSS)						
	PTEST_EN	ID	U17		For test mode only						
214	PSCAN_EN	ID	T17		For test mode only						
	T			and Gr	ound (90 pin)						
			G9, G10, G11, H10,								
		P	H11, J13,								
04.5			K7, K8,								
215- 231	VDD CORE		K13, L7,		Core power						
231			L8, L13,		·						
			M10, M13,								
			N10, N11,								
232	VDD_CLK	Р	C2	<u>I</u>	IO PAD power for Clock						
233	VDD_SEN				IO PAD power for SENSOR						
234	VDD_I2S	Р	,		IO PAD power for I2S						
235-236	VDD_LCD	P	J6, J7		IO PAD power for LCD						
237	VDD_AGPIO				IO PAD power for GPIO groupA						
238	VDD_BGPIO	Р	P8		IO PAD power for GPIO groupB						
239~240	VDD_CGPIO				IO PAD power for GPIO groupC						
241	VDD_DGPIO	Р	N13		IO PAD power for GPIO groupD						
242-			F8, F9,								
247	VDD_DRAM	Р	F12, G8,		IO PAD power for DRAM						
	VDD DDAM CODE		G12, G13		DDAM ton page pages						
	VDD_DRAM_CORE	<u>Р</u> Р	F10, F11 U3		DRAM top core power USB 1.1V power						
250 251	VDD_USB_1V1 VDD_USB_3V3	<u>Р</u> Р	R4		USB 3.3V power						
		G	N7, U2								
	VSS_USB AVDD PLL	P	H6		USB ground DPLL power						
	AVSS PLL	G	H7		DPLL power DPLL ground						
					· ·						
				MIPI_RX0 power MIPI_RX1 power							
	AVDD_MIPI_RX1 AVDD AUDIO	<u>Р</u> Р	T13		Audio power						
	AVSS AUDIO	G G			Audio power Audio ground						
	_	P	T14, W16		Ü						
	AVDD_TV		N3 N4		Video DAC power						
	AVSS_TV	G P	K6		Video DAC ground						
263	VDD11_TMDS	P			HDMI transmitter 1.1V power						
264	VDD33_TMDS	٢	M6	l	HDMI transmitter 3.3V power						

Pin Num	Pin Name	Туре	Loc.	Rst# state	Description					
265	VDD33_HDMI	Р	M4		HDMI analog 3.3V power					
266-267	VSS_TMDS	G	L6, M3		HDMI transmitter ground					
268	VDD_RTC	Р	P1		RTC power					
269	VSS_RTC	G	P2		RTC ground					
270	VDD_POR_1V8	Ρ	T9		POR detect 1.8V input power					
271	VDD_SADC	Ρ	K16		SAR ADC power					
272- 304	VSS	G	A10, B2, B17, C3, C17, G7, H8, H9, H12, H13, J8, J9, J10, J11, J12, K9, K10, K11, K12, L9, L10, L11, L12, L17, M7, M8, M9, M11, M12, N8, N9, N12, R17		Common ground (33 pins)					

4.2 Pin Diagram (BGA304 AIT8328G)

A1	A2	А3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19
	TO_DDR _A8	T2_DDR A13	T7_DDR A7	T11_DDR A5	T14_DDR A0	T16_DDR _BA2	T18_DDR _BA0	T24_DDR _ODT	vss	T30_DDR _DQS_P0	T35_DDR _DQ3	T40_DDR _DQ7	T43_DDR _DQS_P1	T49_DDR _DQ11	T51_DDR _DQ13	T47_DDR 2 A3	CGPIO 23	CGPIO 22
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19
XSCI	vss	T1_DDR _A14	T5_DDR _A11	T10_DDR _A2	T13_DDR _A12	T15_DDR _A3	T17_DDR _ZQ	T23_DDR _CAS_N	T26_DDR _CKP	T29_DDR _DQS_N0	T33_DDR _DQ1	T37_DDR _DQ4	T42_DDR _DQS_N1	T50_DDR _DQ12	T52_DDR _DQ14	VSS	CGPIO 26	CGPIO 21
C1	C2	СЗ	C4	C5	06	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19
xsco	VDD_ CLK	VSS	T4_DDR _A6	T6_DDR _A9	T9_DDR _A1	T12_DDR _BA1	T20_DDR _WE_N	T22_DDR _CKE	T27_DDR _CKN	T32_DDR _DQ0	T34_DDR _DQ2	T38_DDR _DQ5	T45_DDR _DQ8	T46_DDR _DQ9	T53_DDR _DQ15	vss	CGPIO 27	CGPIO 16
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16	D17	D18	D19
PLCD _D14	PLCD_D9	PLCD_D1		T3_DDR _RST_N	T8_DDR _A4	VDD_VR EFCA	T19_DDR _A10	T21_DDR _CS_N	T25_DDR _RAS_N	T28_DDR _DMO	VDD_VR EFDQ	T39_DDR _DQ6	T41_DDR _DM1	T48_DDR _DQ10		CGPIO 29	CGPIO 17	CGPIO 11
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13	E14	E15	E16	E17	E18	E19
PLCD _D15	PLCD_D8	PLCD_D6	PLCD_D3												CGPIO 28	CGPIO 25	CGPIO 14	CGPIO 8
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16	F17	F18	F19
PLCD_ WE_N	PLCD _D11	PLCD_D4	PLCD_D2				VDD_ DRAM	VDD_ DRAM	VDD_ DRAM_ CORE	VDD_ DRAM_ CORE	VDD_ DRAM	4			CGPIO 24	CGPIO 15	CGPIO 9	CGPIO 7
G1	G2	вз	G4	9 5	G6	G7	G8	G9	G10	G11	G12	G13	G14	G15	G16	G17	G18	G19
PLCD1_ CS_N	PLCD _D13	PLCD_D5	PLCD_D0			vss	VDD_ DRAM	VDD_ CORE	VDD_ CORE	VDD_ CORE	VDD_ DRAM	VDD_ DRAM			CGPIO 12	CGPIO 13	CGPIO 6	CGPIO 5
H1	H2	нз	H4	H5	Н6	H7	Н8	Н9	H10	H11	H12	H13	H14	H15	H16	H17	H18	H19
PLCD_ CS_N	PLCD _D10	PLCD_D7	PLCD _D12		AVDD_ PLL	AVSS_ PLL	VSS	VSS	VDD_ CORE	VDD_ CORE	VSS	VSS	VDD_ CGPIO		CGPIO 10	CGPIO 2	CGPIO 4	CGPIO 3
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16	J17	J18	J19
PLCD_ FLM	PLCD_ RD_N	PLCD_A0	PLCD_ GPIO		VDD_ LCD	VDD_ LCD	vss	vss	vss	vss	vss	VDD_ CORE	VDD_ CGPIO		CGPIO 0	CGPIO 1	MIPI_RX _1_DA2N	MIPI_RX _1_DA2P
K1	K2	К3	K4	K5	К6	K7	К8	К9	K10	K11	K12	K13	K14	K15	K16	K17	K18	K19
HDMI_ CLK_P	HLDMI_	HDMI_ HPD	HDMI_ SDA		VDD11_ TMDS	VDD_ CORE	VDD_ CORE	VSS	VSS	vss	VSS	VDD_ CORE	SADC _AUXO		VDD_ SADC	SADC _AUX1	MIPI_RX _1_CKN	MIPI_RX _1_CKP
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14	L15	L16	L17	L18	L19
CH0_P	CHO_N	HDMI_ SCL	HDMI_ REXT		VSS_ TMDS	VDD_ CORE	VDD_ CORE	VSS	vss	vss	VSS	VDD_ CORE	AVDD_ MIPI_RX1		PSEN_1	VSS	MIPI_RX _1_DA1N	MIPI_RX _1_DA1P
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15	M16	M17	M18	M19
HDMI_ CH1_P	HDMI_ CH1_N	VSS_ TMDS	HDMI		TMDS	VSS	VSS	VSS	CORE	VSS	VSS	CORE	MIPI_RX0		VDD_ SEN	PS_RST _N_1	PHSYNC	PDCLK_1
N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N	N15	N16	N17	N18	N19 PPXL_
HDMI_ CH2_P	HDMI_ CH2_N	AVDD_ TV	AVSS_ TV			VSS_ USB	VSS	VSS	CORE	CORE	VSS	DGPIO			PSDA	PSCK	PVSYNC	CLK
P1	P2 VSS_	P3	P4	P5	P6	P7	P8	P9 POR_	P10	P11	P12	P13	P14	P15	P16	P17	P18 MIPI_RX	P19 MIPI_RX
RTC	RTC	TVOUTC	FSRES			1	BGPIO	OPT	AGPIO	CORE	12S				PDCLK	PSEN	_O_DA3N	_0_DA3P
R1	R2	R3	R4 VDD	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16 PS_RST	R17	R18 MIPI RX	R19 MIPL RX
RTC_XI	RTC_XO	RTC_INT	USB_3V3	-	TO	-	770		740	744	740	TIO	77.4	T45	_N	VSS	_O_DA2N	_0_DA2P
T1 PUSB_	T2 PUSB_	T3 PUSB_	T4	T5 PUSB_	T6 BGPIO	T7 BGPIO	T8 BGPIO	T9 VDD	T10	T11 PHI2C_	T12 Pl2S_	T13	T14 AVSS	T15	T16	T17 PSCAN_	T18 MIPI_RX	T19 MIPI_RX
DP T	ID	VBUS		RREF	9	19	20	POR_1V8	AGPI07	SDA	SDO	AUDIO	_AUDIO	PVREF	140	EN	_0_CKN	_0_CKP
U1 PUSB_	U2 VSS_	U3 VDD	U4 BGPIO	U5 BGPIO	U6 BGPIO	U7 BGPIO	U8 BGPIO	U9	U10	U11 PHI2C_	U12 Pl2S_	U13	U14	U15	U16	U17 PTEST_	U18 MIPI_RX	U19 MIPI_RX
DN _	USB	USB_1V1	8	12	13	16	21	AGPI01	AGPI03	SCL	MCLK	PAUXL	PAUXR	LINEOUT	DGPI03	EN	_O_DA1N	_0_DA1P
V1 BGPIO	V2 BGPIO	V3 BGPIO	V4 BGPIO	V5 BGPIO	V6 BGPIO	V7 BGPIO	V8 RST N	V9	V10	V11	V12	V13	V14 MICBIAS	V15	V16	V17	V18 MIPI_RX	V19 MIPI_RX
1	3	4	7	11	14	17	RST_N_ POR_OUT	AGPIO2	AGPI05	AGPIO6	PI2S_WS	MIC_LN	_L	MIC_RN	DGPI01	DGPI02	_O_DAON	_0_DAOP
W1 BGPIO	W2 BGPIO	W3 BGPIO	W4 BGPIO	W5 BGPIO	W6 BGPIO	W7 BGPIO	W8	M9 AGPIO0	W10 AGPIO4	W11 PI2S_	W12	W13 MIC LP	W14 MICBIAS	W15 MIC RP	W16 AVSS	DGPIO0	DGPIO4	DGPI05
0	2	5	6	10	15	18	PRST_N	AGPI00	AGPIO4	sck	PI2S_SDI	MIC_LP	_R	MIC_RP	_AUDIO	DGPI00	JGPI04	DGPIOS

Ver: 0.1f

4.3 Pin Description (BGA277 AIT8328P)

I: Input pin

IO: Bidirection pin

ID: Input pin with pull-down configuration
 IU: Input pin with pull-up configuration
 IOU: Bidirection pin with pull-up configuration
 IOD: Bidirection pin with pull-down configuration

O: Output pin
Z: Tri-state at reset
HZ: Tri-state Hi-Z at reset
LZ: Tri-state Lo-Z at reset

Pin	Pin	Туре	Loc.	Rst#	
Num	Name	,	l m Interface	state	· ·
1	PRST N	Jysic	W9		Chip reset (low active)
2	PHI2C SCL	IOU	W12		Host I2C slave clock
3	PHI2C SDA	IOU	U12	HZ	Host I2C slave data
4	AGPIO0	IOD	W10	LZ	A-group GPIO0 (Download mode strapping bit0) {AGPIO6, AGPIO0}= 00: Serial flash (SPI type) 01: Serial flash (I2C type) 10: Internal ROM (32K) 11: Host I2C
5	AGPIO1	IOD	T10		A-group GPIO1 (I2C slave address strapping: 0:7'h3, 1:7'h4)
6	AGPIO2	IOD	U10		A-group GPIO2 (Boot-up CPU select strapping: 0:CPU A, 1:CPU B)
7	AGPIO3	IOD	V10	LZ	A-group GPIO3 (PLL boot auto switch boot strapping: 0:enable, 1: disable)
8	AGPIO4	IOD	U1	1.Z	A-group GPIO4 CPU JTAG MODE[0]: CPU JTAG Multi-function select boot strapping '0' CPU A from Multi-function Set 0, CPU B from Set1, Chain mode from Set 0 if enabled '1' CPU A from Multi-function Set 1, CPU B from Set0, Chain mode from Set 1 if enabled
9	AGPIO5	IOD	V11	LZ	A-group GPIO5 CPU JTAG MODE[1]: CPU JTAG Chain mode boot strapping '0' JTAG chain mode enable '1' JTAG chain mode disable
10	AGPIO6	IOU	W11	HZ	A-group GPIO6 (Download mode strapping bit1) {AGPIO6, AGPIO0}= 00: Serial flash (SPI type) 01: Serial flash (I2C type) 10: Internal ROM (32K) 11: Host I2C
11	AGPIO7	IOD	T11	LZ	A-group GPIO7 CPU JTAG MODE[2]: CPU debug mode enable boot strapping '0' CPU Debug mode disable '1' CPU Debug mode enable Note: To enable CPU SRST debug mode, {AGPIO7,AGPIO6,APGIO0} = 3'b111;
10	lvoci.	Main	Clock interf		
12	XSCI	1	A2	Z	Crystal oscillator and main clock input
13	XSCO	0	A3	Z	Crystal oscillator output

Pin Num	Pin Name	Туре	Loc.	Rst# state	LIASCRIPTION
	110	12	2S interface		
14	PI2S SCK	IOD	T13		Í2S serial clock
15	PI2S WS	IOD	W13	LZ	I2S word clock
16	PI2S_SDI	IOD	V12		I2S data input
17	PI2S MCLK	IOD	U13	LZ	I2S master clock
18	PI2S_SDO	IOD	V13	LZ	I2S data output
		Sensor (Control Inte		(11 pin) (VDD_SEN/VSS)
19	PS_RST_N	IOD	N16	LZ	Sensor0 reset
20	PDCLK	IOD	M16		Sensor0 main clock
21	PSCK	IOD	L17		Sensor0 serial interface clock
22	PSDA	IOD	L16		Sensor0 serial interface data
23	PSEN	IOD	M17		Sensor0 enable
24	PPXL_CLK	IOD	L19		Sensor0 pixel clock
25	PVSYNC	IOD	L18		Sensor0 vertical sync
26	PHSYNC	IOD	K18		Sensor0 horizontal sync
27	PS_RST_N_1	IOD	K17		Sensor1 reset
28	PDCLK_1	IOD	K19		Sensor1 main clock
29	PSEN_1	IOD	J16		Sensor1 enable
		MIPI_	RX0 I/F (10	pin)	(AVDD_MIPI_RX0/VSS)
					MIPI RX0 D-PHY positive data lane0 input
30	MIPI RX 0 DA0P	Al	T19	Z	Sensor 12-bit mode raw data [11]
				_	Sensor 10-bit mode raw data [9]
					Sensor 8-bit mode raw data [7]
					MIPI RX0 D-PHY negative data lane0 input
31	MIPI RX 0 DA0N	Al	T18	Z	Sensor 12-bit mode raw data [10]
					Sensor 10-bit mode raw data [8]
					Sensor 8-bit mode raw data [6] MIPI RX0 D-PHY positive data lane1 input
	1	AIZ	R19		Sensor 12-bit mode raw data [9]
32	MIPI_RX_0_DA1P				Sensor 10-bit mode raw data [9]
					Sensor 8-bit mode raw data [5]
					MIPI RX0 D-PHY negative data lane1 input
				_	Sensor 12-bit mode raw data [8]
33	MIPI_RX_0_DA1N	Al	R18	Z	Sensor 10-bit mode raw data [6]
					Sensor 8-bit mode raw data [4]
					MIPI RX0 D-PHY positive clock lane input
0.4	MIDL DV 0 OKD	A.I.	D40	7	Sensor 12-bit mode raw data [7]
34	MIPI_RX_0_CKP	ΑI	P19	Z	Sensor 10-bit mode raw data [5]
					Sensor 8-bit mode raw data [3]
					MIPI RX0 D-PHY negative clock lane input
35	MIPI_RX_0_CKN	Al	P18	Z	Sensor 12-bit mode raw data [6]
33	IVIIF1_HX_0_CKIV	Ai	1 10	_	Sensor 10-bit mode raw data [4]
					Sensor 8-bit mode raw data [2]
					MIPI RX0 D-PHY positive data lane2 input
36	MIPI_RX_0_DA2P	Al	N19	Z	Sensor 12-bit mode raw data [5]
		, , ,		-	Sensor 10-bit mode raw data [3]
					Sensor 8-bit mode raw data [1]
					MIPI RX0 D-PHY negative data lane2 input
37	MIPI RX 0 DA2N	Al	N18	Z	Sensor 12-bit mode raw data [4]
					Sensor 10-bit mode raw data [2]
		1		1	Sensor 8-bit mode raw data [0]
38	MIPI RX 0 DA3P	Al	M19	Z	MIPI RX0 D-PHY positive data lane3 input
					Sensor 12-bit mode raw data [3]

Pin Num	Pin Name	Туре	Loc.	Rst# state	Description
					Sensor 10-bit mode raw data [1]
					MIPI RX0 D-PHY negative data lane3 input
39	MIPI_RX_0_DA3N	ΑI	M18	Z	Sensor 12-bit mode raw data [2]
					Sensor 10-bit mode raw data [0]
		MIPI_	RX1 I/F (6	pin) (AVDD_MIPI_RX1/VSS)
40	MIPI RX 1 DA1P	ΑI	J19	Ζ	MIPI RX1 D-PHY positive data lane1 input
					Sensor 12-bit mode raw data [1]
41	MIPI_RX_1_DA1N	ΑI	J18	Z	MIPI RX1 D-PHY negative data lane1 input Sensor 12-bit mode raw data [0]
42	MIPI RX 1 CKP	AI	H19	Z	MIPI RX1 D-PHY positive clock lane input
43	MIPI RX 1 CKN	Al	H18		MIPI RX1 D-PHY negative clock lane input
44	MIPI RX 1 DA2P	Al	G19		MIPI RX1 D-PHY positive data lane2 input
45	MIPI RX 1 DA2N	Al	G18	Z	MIPI RX1 D-PHY negative data lane2 input
					n) (VDD_BGPIO/VSS)
40	DCDIO0	IOD	U3		B-group GPIO10
46	BGPIO0	IOD	03	LZ	SIF clock
47	BGPIO1	IOU	V1	HZ	B-group GPIO11
47	Bai io i	100	VI	112	SIF chip select
48	BGPIO2	IOD	U4	LZ	B-group GPIO12
	BGI 102	105	<u> </u>		SIF data output
49	BGPIO3	IOD	W1	LZ	B-group GPIO13
					SIF data input
50	BGPIO4	IOD	V2	LZ	B-group GPIO14 SIF WP N
				-	B-group GPIO15
51	BGPIO5	IOD	W2	LZ	SIF HOLD N
52	BGPIO6	IOD	T5	LZ	B-group GPIO16
53	BGPIO7	IOD	W3	LZ	B-group GPIO17
54	BGPIO8	IOD	V3		B-group GPIO18
55	BGPIO9		•		B-group GPIO19
56	BGPIO10	IOD		LZ	B-group GPIO20
57	BGPIO11				
58	BGPIO12				
59	BGPIO13				
60	BGPIO14				B-group GPIO24
61	BGPIO15	IOD	V6		B-group GPIO25
62	BGPIO16	IOD	U6		B-group GPIO26
63	BGPIO17	IOD	W6		B-group GPIO27
64	BGPIO18	IOD	T7		B-group GPIO28
65	BGPIO19	IOD IOD	V7 U7		B-group GPIO29 B-group GPIO30
66 67	BGPIO20 BGPIO21	IOD	W7		B-group GPIO31
68	POR OPT	I I	N8		Power-on reset option (0:external, 1:internal)
- 00	UIL_UI	CGPI			n) (VDD_CGPIO/VSS)
69	CGPIO0	IOD	F17		C-group GPIO32
70	CGPIO1	IOD	G17		C-group GPIO33
71	CGPIO2	IOD	F16		C-group GPIO34
72	CGPIO3	IOD	F18		C-group GPIO35
73	CGPIO4	IOD	E19		C-group GPIO36
74	CGPIO5	IOD	E18	LZ	C-group GPIO37
75	CGPIO6	IOD	D19		C-group GPIO38
76	CGPIO7	IOD	C18	LZ	C-group GPIO39



(Document no: TD8328 14120112)


Dire	D:			De##	
Pin	Pin	Type	Loc.	Rst#	Description
Num	Name	7.	C10	state	·
77	CGPIO8 CGPIO9	IOD	C19 D18		C-group GPIO41
78		IOD IOD			C-group GPIO41
79	CGPIO10		E16 E17		C-group GPIO42
80	CGPIO11	IOD			C-group GPIO43
81	CGPIO12	IOD	C13		C-group GPIO44
82	CGPIO13	IOD	D14		C-group GPIO45
83	CGPIO14	IOD	D15		C-group GPIO46
84	CGPIO15	IOD	B13		C-group GPIO47
85	CGPIO16	IOD	C14	LZ	C-group GPIO48
86	CGPIO17	IOD	B14		C-group GPIO49
87	CGPIO18	IOD	B19		C-group GPIO50
88	CGPIO19	IOD	B18		C-group GPIO51
89	CGPIO20	IOD	A18		C-group GPIO52
90	CGPIO21	IOD	A17		C-group GPIO53
91	CGPIO22	IOD	B17		C-group GPIO54
92	CGPIO23	IOD	A16		C-group GPIO55
93	CGPIO24	IOD	D17		C-group GPIO56
94	CGPIO25	IOD	C16		C-group GPIO57
95	CGPIO26	IOD	B16		C-group GPIO58
96	CGPIO27	IOD	A15		C-group GPIO59
97	CGPIO28	IOD	A13		C-group GPIO60
98	CGPIO29	IOD	C15		C-group GPIO61
99	CGPIO30	IOD	A14		C-group GPIO62
100	CGPIO31	IOD	B15	LZ	
			O interface		
101	DGPIO0	IOD	W18		D-group GPIO64
102	DGPIO1	IOD	V18		D-group GPIO65
103	DGPIO2	IOD	W19		D-group GPIO66
104	DGPIO3	4	R16	LZ	D-group GPIO67
105	DGPIO4	-		-	
106	DGPIO5			11	
107- 122	PLCD_D15~0	IOD	F4,F3, E2,E4, D1,E1, C1,B1, C2,D2, E3,B6, B5,A6, A5,C5		LCD data [15:0] LCD[0]: software boot-strapping debug mode LCD[1]: software boot-strapping USB full/high-speed select LCD[2]: software boot-strapping USB PID/VID select LCD[5:3]: software boot-strapping options
123	PLCD_WE_N	Ю	G4	Z	LCD write signal
124	PLCD_A0	Ю	G2	Z	LCD command or data selection
125	PLCD_RD_N	Ю	F2	Z	LCD read signal
126	PLCD_CS_N	Ю	H3	Z	LCD enable
127	PLCD1_CS_N	Ю	G3	Z	LCD1 enable
128	PLCD_FLM	IOD	F1	LZ	LCD frame sync control
129	PLCD_GPIO	IOD	C6	LZ	LCD GPIO
		Т	V out (2 pir	n) (A\	/DD_TV/AVSS_TV)
130	TVOUTC	AO	M3	Z	TV composite current out
131	TV_FSRES	Al	M4	Z	TV_FSRES out
	HDMI (12 p	ins) (V	DD11_TMD	S/VDD	33_HDMI/VDD33_TMDS/VSS_TMDS)
132	HDMI_HPD	I/O	G1		HDMI hot plug detect
133	HDMI_SCL	I/O	H2	Z	HDMI serial interface clock

Pin	Pin	Туре	Loc.	Rst#	LIGGCTINTION
Num	Name		114	state	·
134	HDMI_SDA	I/O	H4		HDMI serial interface data
135	HDMI_REXT	0	J4		Connect to external 12Kohm resistor
136	HDMI_CLK_P	0	J1 J2	Z	HDMI differential CLK positive output
137 138	HDMI_CLK_N HDMI_CH0_P	0	K1		HDMI differential CLK negative output
138	HDMI CHO_P	0	K2		HDMI differential CH0 positive output HDMI differential CH0 negative output
140	HDMI CH1 P	0	L1		HDMI differential CH1 positive output
141	HDMI CH1 N	0	L2		HDMI differential CH1 positive output
142	HDMI_CH2_P	0	M1	Z	HDMI differential CH2 positive output
143	HDMI CH2 N	0	M2		HDMI differential CH2 negative output
140			R interface		
144	RST N POR OUT	AO	V9		Power on reset output (open drain output)
	1.61_1_1 6.1_661		interface (3	pin)	(VDD RTC/VSS RTC)
145	RTC XI	1	P1		RTC crystal oscillator input
146	RTC_XO	0	P2		RTC crystal oscillator output
147	RTC INT	0	N4		RTC interrupt output
					in) (VDD_SADC/VSS)
148	SADC AUX0	Al	J13		Auxiliary ADC input channel0
149	SADC AUX1	Al	G16		Auxiliary ADC input channel1
150	SADC AUX2	ΑI	H17	Z	Auxiliary ADC input channel2
	Au	idio inte	rface (10 pi	n) (A	VDD_AUDIO /AVSS_AUDIO)
151	MIC_LP	Al	W14	Z	Left differential microphone positive input
152	MIC LN	ΑI	V14	Z	Left differential microphone negative input
153	MIC RP	Al	W16	Z	Right differential microphone positive input
154	MIC RN	Al	V16		Right differential microphone negative input
155	PAUXL	Al	U14	Z	Left channel single-ended auxiliary input
156	PAUXR	Al	4015		Right channel single-ended auxiliary input
157	MICBIAS_L	AO	V15	 Z	Left microphone bias output
158	MICBIAS_R	1.0		<u>=</u>	Right microphone bias output
159	LINEOUT	AO	U16		Line amplifier positive output
400			T15		Band-gap reference voltage output
160	PVREF	AO	T15		(A 10uF capacitor is recommended to connect to this pin)
		US	B (5 pin) (VDD_I	USB_3V3/VSS_USB)
161	PUSB_DP	10	R1	Z	USB2.0 D+
162	PUSB_DN	Ю	T1	Z	USB2.0 D-
163	PUSB_RREF	AO	R4		USB PHY external reference resistor (12K ohm +/-1%)
164	PUSB_ID	ΑI	N3		USB plug indicator
165	PUSB_VBUS	Al	P3		USB bus power
			NC (2 pin		D_DGPIO/VSS)
166	PTEST_EN	ID	P16	LZ	For test mode only
167	PSCAN_EN	ID	R17		For test mode only
				nd Gr	ound (110 pin)
			A9.A11, B9,B11,		
			C9,C11,		
168-	VDD CODE	_	H12,J8,		0 (47
184	VDD_CORE	Р	J12,K8, K12,L7,		Core power (17 pins)
			L8,L12,		
			M9,M10,		
			M11		
185	VDD_CLK	Р	B3		IO PAD power for Clock
186	VDD_SEN	Р	K16		IO PAD power for SENSOR

Pin	Pin			Rst#	
Num	Name	Type	Loc.	state	Description
187	VDD I2S	Р	N12		IO PAD power for I2S
188-189	VDD LCD	Р	H7,H8		IO PAD power for LCD
190	VDD AGPIO	Р	N10		IO PAD power for GPIO groupA
191	VDD BGPIO	Р	N7		IO PAD power for GPIO groupB
	VDD CGPIO	Р	G13,H13		IO PAD power for GPIO groupC
194	VDD DGPIO	P	M13		IO PAD power for GPIO groupD
195- 199	VDD_DRAM_T	Р	A8,A12, B8,B12, C12		IO PAD power for DRAM top side
200- 202	VDD_DRAM_B	Р	N11,T9, U9		IO PAD power for DRAM bottom side
203	VDD_DRAM_CORE_T	Р	C8		DRAM top core power
204	VDD_DRAM_CORE_B	Р	N9		DRAM bottom core power
205	VDD USB 1V1	Р	R3		USB 1.1V power
206	VDD USB 3V3	Р	P4		USB 3.3V power
	VSS_USB	G	M7,R2, T2		USB ground
210	AVDD PLL	Р	D6		DPLL power
211	AVSS PLL	G	G7		DPLL ground
212	AVDD MIPI RX0	Р	L13		MIPI RX0 power
213	AVDD MIPI RX1	Р	K13		MIPI RX1 power
214	AVDD AUDIO	Р	N13		Audio power
	AVSS AUDIO	G	T14,W17		Audio ground
217	AVDD TV	Р	Ĺ3		Video DAC power
218	AVSS TV	G	L4		Video DAC ground
219	VDD11 TMDS	P	J7		HDMI transmitter 1.1V power
220	VDD33 TMDS	P	K4		HDMI transmitter 3.3V power
221	VDD33 HDMI	P	K3		HDMI analog 3.3V power
	VSS TMDS	G	√ J3,K7		HDMI transmitter ground
224	VDD RTC		[112 m transmitter ground
225	VSS RTC	G	N2		RTC ground
226	VDD POR 1V8	P	T8		POR detect 1.8V input power
227	VDD_FOR_TV0	. '			1 Off detect 1.0 v input power
228- 277	VSS	G	A4,A7, A10,A19, B2,B4, B7,B10, C3,C4, C7,C10, C17,D3, D5,F19, G8,G9, G10,G11, G12,H1, H9,H10, H11,J9, J10,J11, J17,K9, K10,K11, L9,L10, L11,M8, M12,N17, P17,T3, T12,U1, U2,U8, U17,U18,		Common ground (50 pins)

Pin Num	Pin Name	Туре	Loc.	Rst# state	Description
			U19,V8,		
			V17,W8		

4.4 Pin Diagram (BGA277 AIT8328P)



v0.1d

4.5 Pin Description (BGA338 AIT8328Q) (Preliminary)

I: Input pin

IO: Bidirection pin

ID: Input pin with pull-down configuration
 IU: Input pin with pull-up configuration
 IOU: Bidirection pin with pull-up configuration
 IOD: Bidirection pin with pull-down configuration

O: Output pinZ: Tri-state at resetHZ: Tri-state Hi-Z at reset

	i-state Lo-Z at reset										
Pin	Pin	T	Las	Rst#	Decembries						
Num	Name	Туре	Loc.	state							
	System Interface (11 pin) (VDD_AGPIO/VSS)										
1	PRST_N	1	AB12	Z	Chip reset (low active)						
2	PHI2C_SCL	IOU	Y14		Host I2C slave clock						
3	PHI2C_SDA	IOU	AA14	HZ	Host I2C slave data						
4	AGPIO0	IOD	AB13	LZ	A-group GPIO0 (Download mode strapping bit0) {AGPIO6, AGPIO0}= 00: Serial flash (SPI type) 01: Serial flash (I2C type) 10: Internal ROM (32K) 11: Host I2C						
5	AGPIO1	IOD	W13	LZ	A-group GPIO1 (I2C slave address strapping: 0:7'h3, 1:7'h4)						
6	AGPIO2	IOD	Y12	LZ	A-group GPIO2 (Boot-up CPU select strapping: 0:CPU A, 1:CPU B)						
7	AGPIO3	IOD	W12	LZ	A-group GPIO3 (PLL boot auto switch boot strapping: 0:enable, 1: disable)						
8	AGPIO4	IOD	Y13	LZ	A-group GPIO4 CPU JTAG MODE[0]: CPU JTAG Multi-function select boot strapping '0' CPU A from Multi-function Set 0, CPU B from Set1, Chain mode from Set 0 if enabled '1' CPU A from Multi-function Set 1, CPU B from Set0, Chain mode from Set 1 if enabled						
9	AGPIO5	IOD	AA13	LZ	A-group GPIO5 CPU JTAG MODE[1]: CPU JTAG Chain mode boot strapping '0' JTAG chain mode enable '1' JTAG chain mode disable						
10	AGPIO6	IOU	AB14	HZ	A-group GPIO6 (Download mode strapping bit1) {AGPIO6, AGPIO0}= 00: Serial flash (SPI type) 01: Serial flash (I2C type) 10: Internal ROM (32K) 11: Host I2C						
11	AGPIO7	IOD	W14	LZ	A-group GPIO7 CPU JTAG MODE[2]: CPU debug mode enable boot strapping '0' CPU Debug mode disable '1' CPU Debug mode enable Note: To enable CPU SRST debug mode, {AGPIO7,AGPIO6,APGIO0} = 3'b111;						
	1,400	Main	Clock inter								
12	XSCI	1 1	K1	<u>Z</u>	Crystal oscillator and main clock input						
13	XSCO	0	K2	Z	Crystal oscillator output						
		l2	25 interface	e (5 pir	n) (VDD_I2S/VSS)						

Pin	Pin			Dot#	
Num	Name	Type	Loc.	Rst# state	Description
14	PI2S SCK	IOD	AB15		I2S serial clock
15	PI2S_SUK	IOD	AA15		I2S word clock
16	PI2S SDI	IOD	Y15		I2S data input
17	PI2S_SDI	IOD	AA16		I2S master clock
18	PI2S_MCLK	IOD	W15	LZ	I2S thater clock
10	FI23_3DO				(11 pin) (VDD_SEN/VSS)
19	PS_RST_N	IOD	U19		Sensor0 reset
20	PDCLK	IOD	V19		Sensor0 main clock
21	PSCK	IOD	T22		Sensor0 serial interface clock
22	PSDA	IOD	R21		Sensor0 serial interface data
23	PSEN	IOD	P21		Sensor0 enable
24	PPXL CLK	IOD	R22		Sensor0 pixel clock
25	PVSYNC	IOD	T20		Sensor0 vertical sync
26	PHSYNC	IOD	T21		
27	PS RST N 1	IOD	N21		Sensor0 horizontal sync
					Sensor1 reset
28	PDCLK_1	IOD	P22		Sensor1 main clock
29	PSEN_1	IOD	N22 RX0 I/F (10		Sensor1 enable (AVDD_MIPI_RX0/VSS)
		WIPI_	HAUI/F (IU	pin)	
					MIPI RX0 D-PHY positive data lane0 input Sensor 12-bit mode raw data [11]
30	MIPI_RX_0_DA0P	ΑI	AA22	Z	Sensor 10-bit mode raw data [11] Sensor 10-bit mode raw data [9]
					Sensor 8-bit mode raw data [7] MIPI RX0 D-PHY negative data lane0 input
					Sensor 12-bit mode raw data [10]
31	MIPI_RX_0_DA0N	Al	AA21	Z	Sensor 10-bit mode raw data [10]
					Sensor 8-bit mode raw data [6]
					MIPI RX0 D-PHY positive data lane1 input
				_	Sensor 12-bit mode raw data [9]
32	MIPI_RX_0_DA1P	Al	Y22	Z	Sensor 10-bit mode raw data [7]
					Sensor 8-bit mode raw data [7]
			l.	1	MIPI RX0 D-PHY negative data lane1 input
00	MIDL DV & DAIN				Sensor 12-bit mode raw data [8]
33	MIPI_RX_0_DA1N				Sensor 10-bit mode raw data [6]
					Sensor 8-bit mode raw data [4]
					MIPI RX0 D-PHY positive clock lane input
34	MIPI_RX_0_CKP	Al	W22	Z	Sensor 12-bit mode raw data [7]
34	WIFT_HX_U_CKF	Ai	VV22	_	Sensor 10-bit mode raw data [5]
					Sensor 8-bit mode raw data [3]
					MIPI RX0 D-PHY negative clock lane input
35	MIPI_RX_0_CKN	Al	W21	Z	Sensor 12-bit mode raw data [6]
00	IVIII 1_11X_0_6 61K1V	/ (1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_	Sensor 10-bit mode raw data [4]
					Sensor 8-bit mode raw data [2]
					MIPI RX0 D-PHY positive data lane2 input
36	MIPI_RX_0_DA2P	Al	V22	Z	Sensor 12-bit mode raw data [5]
		, ,,		_	Sensor 10-bit mode raw data [3]
					Sensor 8-bit mode raw data [1]
					MIPI RX0 D-PHY negative data lane2 input
37	MIPI_RX_0_DA2N	Al	V21	Z	Sensor 12-bit mode raw data [4]
					Sensor 10-bit mode raw data [2]
					Sensor 8-bit mode raw data [0]
20	MIDL DV O DASD	٨١	LIOO	Z	MIPI RX0 D-PHY positive data lane3 input Sensor 12-bit mode raw data [3]
38	MIPI_RX_0_DA3P	Al	U22	_	
					Sensor 10-bit mode raw data [1]

Pin	Pin	_		Rst#	-
Num	Name	Type	Loc.	state	Description
					MIPI RX0 D-PHY negative data lane3 input
39	MIPI_RX_0_DA3N	ΑI	U21	Z	Sensor 12-bit mode raw data [2]
				<u> </u>	Sensor 10-bit mode raw data [0]
		MIPI_	RX1 I/F (6	pin) ((AVDD_MIPI_RX1/VSS)
40	MIPI RX 1 DA1P	ΑI	M22	Z	MIPI RX1 D-PHY positive data lane1 input
					Sensor 12-bit mode raw data [1]
41	MIPI_RX_1_DA1N	ΑI	M21	Z	MIPI RX1 D-PHY negative data lane1 input
42	MIPI RX 1 CKP	Al	L22	Z	Sensor 12-bit mode raw data [0] MIPI RX1 D-PHY positive clock lane input
43	MIPI RX 1 CKN	Al	L22 L21	Z	MIPI RX1 D-PHY negative clock lane input
44	MIPI RX 1 DA2P	Al	K22		MIPI RX1 D-PHY positive data lane2 input
45	MIPI RX 1 DA2N	Al	K21	Z	MIPI RX1 D-PHY negative data lane2 input
	IVIII I_I DA_I_DALIA		O interface		n) (VDD BGPIO/VSS)
				ı` i	B-group GPIO10
46	BGPIO0	IOD	AA3	LZ	SIF clock
47	DODIO4	1011	224	117	B-group GPIO11
47	BGPIO1	IOU	AA4	HZ	SIF chip select
48	BGPIO2	IOD	AB3	LZ	B-group GPIO12
40	BGF102	ЮЬ	ABS	LZ	SIF data output
49	BGPIO3	IOD	AB2	LZ	B-group GPIO13
	BGI 100	100	7.52		SIF data input
50	BGPIO4	IOD	AB5	LZ	B-group GPIO14
			_	-	SIF WP_N
51	BGPIO5	IOD	AB4	LZ	B-group GPIO15 SIF HOLD N
52	BGPIO6	IOD	AB7	LZ	B-group GPIO16
53	BGPIO7	IOD	AB6	LZ	B-group GPIO17
54	BGPIO8	IOD	AA5	LZ LZ	B-group GPIO18
55	BGPIO9	IOD	AA6	LZ	
56	BGPIO10	100	7.010	LZ	B-group GPIO20
57	BGPIO11	IOD	AA7	LZ	B-group GPIO21
58	BGPIO12				3,53,5 3
59	BGPIO13				
60	BGPIO14		•		
61	BGPIO15			LZ	B-group GPIO25
62	BGPIO16	IOD	Y10	LZ	B-group GPIO26
63	BGPIO17	IOD	AB10		B-group GPIO27
64	BGPIO18	IOD	Y11		B-group GPIO28
65	BGPIO19	IOD	AA11		B-group GPIO29
66	BGPIO20	IOD	AB11		B-group GPIO30
67	BGPIO21	IOD	AA9		B-group GPIO31
68	POR_OPT		V11		Power-on reset option (0:external, 1:internal)
	In a piece			<u> </u>	n) (VDD_CGPIO/VSS)
69	CGPIO0	IOD	P19		C-group GPIO32
70	CGPIO1	IOD	P20		C-group GPIO33
71	CGPIO2	IOD	H19		C-group GPIO34
72 73	CGPIO4	IOD IOD	J19 N19		C-group GPIO35
	CGPIO4 CGPIO5	IOD	H22		C-group GPIO36 C-group GPIO37
74 75	CGPIO5	IOD	M19		C-group GPIO37
76	CGPIO7	IOD	H21		C-group GPIO39
77	CGPIO8	IOD	G22	LZ	C-group GPIO40
11	1001 100	טט	ULL		o group ar 10-10


Dim	Dim			D-1#	
Pin	Pin	Type	Loc.	Rst#	Description
Num	Name		NOO	state	C-group GPIO41
78 79	CGPIO9 CGPIO10	IOD	N20 H20		C-group GPIO41
80	CGPIO11	IOD	G21		C-group GPIO42
81	CGPIO12	IOD	M20		C-group GPIO44
82	CGPIO13	IOD	F22		C-group GPIO45
83	CGPIO14	IOD	F21		C-group GPIO46
84	CGPIO15	IOD	K20		C-group GPIO47
85	CGPIO16	IOD	L20	LZ	C-group GPIO48
86	CGPIO17	IOD	J20		C-group GPIO49
87	CGPIO18	IOD	L19		C-group GPIO50
88	CGPIO19	IOD	B20		C-group GPIO51
89	CGPIO19	IOD	A20		C-group GPIO51
90	CGPIO20	IOD	A20 A21		
	CGPIO22				C-group GPIO53
91	CGPIO22 CGPIO23	IOD IOD	D20		C-group GPIO54
92			C21		C-group GPIO55 4 C-group GPIO56
93 94	CGPIO24 CGPIO25	IOD	E20 E22		
		IOD	D22		C-group GPIO57
95	CGPIO26	IOD IOD			C-group GPIO58 C-group GPIO59
96	CGPIO27		E21		
97	CGPIO28	IOD	K19		C-group GPIO60
98	CGPIO29	IOD	D21		C-group GPIO61
99	CGPIO30	IOD	C22		C-group GPIO62
100	CGPIO31	IOD	B22		C-group GPIO63
101	Thomas				(VDD_DGPIO/VSS)
101	DGPIO0	IOD	AA20		D-group GPIO64
102	DGPIO1	IOD	AB20		D-group GPIO65
103	DGPIO2	IOD	Y20		D-group GPIO66
104	DGPIO3	IOD	W19	LZ	D-group GPIO67
105	DGPIO4	100	A DOO	17	D ODIOCO
106	DGPIO5	IOD	AB22 D interface		D-group GPIO69 n) (VDD LCD/VSS)
		LC	M4, N4,	(23 pi	n) (VDD_LCD/VSS)
			H4, E3,		
			J4, G2,		LCD data [15:0]
107-	PLCD D15~0		G3, G4,		LCD[0]: software boot-strapping debug mode
122	PLCD_D15~0		F3, H3,		LCD[1]: software boot-strapping USB full/high-speed select LCD[2]: software boot-strapping USB PID/VID select
			F4, H2,		LCD[5:3]: software boot-strapping options
			J3, L3,		
123	PLCD_WE_N	Ю	L4, E4. M3	Z	LCD write signal
123	PLCD_WE_N	10	L2	Z	LCD command or data selection
125	PLCD_AU	10	M2		LCD read signal
126	PLCD_RD_N	10	L1		LCD enable
127	PLCD1 CS N	10	F2		LCD1 enable
128	PLCD FLM	IOD	G1		LCD frame sync control
129	PLCD_PLM	IOD	H1		LCD GPIO
123	LOD_GI 10		V out (2 pir		/DD TV/AVSS TV)
130	TVOUTC	AO	V Out (2 pii		TV composite current out
131	TV_FSRES	AU	V3 V4		TV FSRES out
131					33_HDMI/VDD33_TMDS/VSS_TMDS)
132	HDMI HPD	1/0	N3		HDMI hot plug detect
133	HDMI SCL	1/0	P4		HDMI not plug detect HDMI serial interface clock
134	HDMI_SDA	1/0	P3		HDMI serial interface clock
104	אמס"וואומו ו	1/0	-		i idivii senai intenace uata

Pin Num	Pin Name	Туре	Loc.	Rst# state	LIGGCTINTION
135	HDMI REXT	0	R4		Connect to external 12Kohm resistor
136	HDMI CLK P	0	N1		HDMI differential CLK positive output
137	HDMI CLK N	0	N2		HDMI differential CLK negative output
138	HDMI CH0 P	0	P1		HDMI differential CH0 positive output
139	HDMI CH0 N	0	P2		HDMI differential CH0 negative output
140	HDMI CH1 P	0	R1	Z	HDMI differential CH1 positive output
141	HDMI CH1 N	0	R2		HDMI differential CH1 negative output
142	HDMI_CH2_P	0	T1	Z	HDMI differential CH2 positive output
143	HDMI_CH2_N	0	T2	Z	HDMI differential CH2 negative output
			Rinterface		
144	RST_N_POR_OUT	AO	AA12		Power on reset output (open drain output)
		RTC	interface (3		(VDD_RTC/VSS_RTC)
145	RTC_XI	ı	V1		RTC crystal oscillator input
146	RTC_XO	0	V2		RTC crystal oscillator output
147	RTC_INT	0	W1	Z	RTC interrupt output
	[24.20.41.0/2				in) (VDD_SADC/VSS)
148	SADC_AUX0	Al	R17		Auxiliary ADC input channel0
149	SADC_AUX1	Al	R19		Auxiliary ADC input channel1
450			rface (10 pi		VDD_AUDIO /AVSS_AUDIO)
150	MIC_LP	Al	AB17 AB16		Left differential microphone positive input
151 152	MIC_LN MIC_RP	Al		Z	Left differential microphone negative input
153	MIC RN	AI AI	AB18 AA18	Z	Right differential microphone positive input Right differential microphone negative input
154	PAUXL	Al	Y16	Z	Left channel single-ended auxiliary input
155	PAUXR	Al	Y17	Z	Right channel single-ended auxiliary input
156	MICBIAS L	AO	AA17	Z	Left microphone bias output
157	MICBIAS R	AO	AB19	Z	Right microphone bias output
158	LINEOUT	AO	AA19	Z	Line amplifier positive output
		7.0	70110		Band-gap reference voltage output
159	PVREF			,	(A 10uF capacitor is recommended to connect to this pin)
	•	US	B (5 pin) (VDD	USB_3V3/VSS_USB)
160	PUSB DP		Y1		USB2.0 D+
161	PUSB DN	Ю	Y2		USB2.0 D-
162	PUSB RREF	AO	W9	Z	USB PHY external reference resistor (12K ohm +/-1%)
163	PUSB_ID			Z	USB plug indicator
164	PUSB_VBUS	ΑI	W3		USB bus power
			Stac		R3 (10 pin)
165	DDR_RST_N	Į –	E1		DDR3 reset (dram chip input)
166	DRAM_RST_N	0	E2		DDR3 reset (main chip output)
167	DDR_CKE	1	A5	Z	DDR3 clock enable (dram chip input)
168	DRAM_CKE	0	B5	Z	DDR3 clock enable (main chip output)
169	DDR_ZQ	Al	A4	Z	DDR3 calibration (dram chip input) (240 ohm to GND)
170	DRAM_ZQ	Al	J13	Ζ	DDR3 calibration (main chip input) (240 ohm to GND)
171	DDR_VREFDQ	Al	B3	Z	DDR3 PHY DQ reference voltage (dram chip input)
172	DRAM_VREFDQ	Al	L15	Z	DDR3 PHY DQ reference voltage (main chip input)
173	DDR_VREFCA	Р	A3	Z	DDR3 PHY CMD/ADDR reference voltage (dram chip input)
174	DRAM_VREFCA	Р	L12		DDR3 PHY CMD/ADDR reference voltage (main chip input)
475	DIFOT EN	ī	NC (2 pin		D_DGPIO/VSS)
175	PTEST_EN	ID	V20		For test mode only
176	PSCAN_EN	ID	W20		For test mode only
177	VDD CODE	Ĺ		ind Gr	ound (110 pin)
177-	VDD_CORE	Р	A18, B18,		Core power (19 pins)

Pin	Pin	_		Rst#	
Num	Name	Type	Loc.	state	Description
195			C18, F19,		
			F20, M11, M12, M13,		
			M15, M16,		
			P10, P16,		
			R11, R16,		
			T11, T16,		
			U11, U13, U14		
196	VDD CLK	Р	K4		IO PAD power for Clock
197	VDD SEN	Р	T19		IO PAD power for SENSOR
198	VDD_I2S	Р	V15		IO PAD power for I2S
199-200	VDD_LCD	Р	N9, P9		IO PAD power for LCD
201	VDD_AGPIO	Р	V14		IO PAD power for GPIO groupA
202	VDD_BGPIO	Р	W11		IO PAD power for GPIO groupB
	VDD_CGPIO	Р	N17, P17		IO PAD power for GPIO groupC
205	VDD_DGPIO	Р	Y19		IO PAD power for GPIO groupD
206-			A16, B16,		
213	VDD_DRAM	Р	K12, K13, K14, L11,		IO PAD power for DRAM
210			L16, L17		
			A7, A10,		
014			B1, B7,		
214- 224	VDD_DDR	Р	B10, C1, C2, H7,		DDR3 chip power
224			H8, J11,	-	
			K11		
	VDD_DRAM_CORE	Р	L13, L14		DRAM core power
227	VDD_USB_1V1	Р	Y8	_	USB 1.1V power
228	VDD_USB_3V3	Р	W8	1	USB 3.3V power
220 224	VSS_USB		W10, Y3 Y4, Y5,		
223-234	V33_03B		Y6, Y7		
235	AVDD PLL	Р	M9		DPLL power
236	AVSS_PLL		,	-	
237	AVDD_MIPI_RX0	Р	U17		MIPI_RX0 power
238	AVDD_MIPI_RX1	Р	T17		MIPI_RX1 power
239	AVDD_AUDIO				
240	AVSS_AUDIO	G	W17		Audio ground
241	AVDD_TV	<u>P</u>	U3		Video DAC power
	AVSS_TV	G	U4		Video DAC ground
	VDD11_TMDS	Р	R10		HDMI transmitter 1.1V power
	VDD33_TMDS	<u>Р</u> Р	U10 T4		HDMI transmitter 3.3V power
245	VDD33_HDMI		R3, T3,		HDMI analog 3.3V power
246-248	VSS_TMDS	G	T10		HDMI transmitter ground
249	VDD_RTC	Р	W4		RTC power
	VSS_RTC	G	U1, U2		RTC ground
252	VDD_POR_1V8	P	V13		POR detect 1.8V input power
253	VDD_SADC	Р	R20		SAR ADC power
			A2, A6, A8, A9,		
254-	V/00	_	A6, A9, A11, A13,		1(05 :)
338	VSS	G	A14, A17,		Common ground (85 pins)
			A19, A22,		
			B2, B4,		

Pin Name			Rst#	
INALLIE	Type		state	Description
		B6, B8,		
		B13, B14,		
		B17, B19,		
		B21, C3,		
		C5, C6,		
		C17, C20,		
		D1, D2,		
		D3, D4,		
		D19, E7,		
		F1, F/,		
		F8, G7,		
		G8, G19,		
		G20, J1,		
		J2, J9,		
		110, 312, 114 121		
		.122 K3		
		K9. K10.		
		M1, M10,		
		N13, N14,		
		N15, N16,		
		P11, P12,		
		P13, P14,		
		R13, R14,		
		H15, I12,		
		113, 114,		
		115, U12,		
		1120 1/12		
			B9, B11, B13, B14, B17, B19, B21, C3, C5, C6, C17, C20, D1, D2, D3, D4, D19, E7, E8, E19, F1, F7, F8, G7, G8, G19, G20, J1, J2, J9, J10, J12, J14, J21, J22, K3, K9, K10, L9, L10, M1, M10, M14, M17, N11, N12,	B9, B11, B13, B14, B17, B19, B21, C3, C5, C6, C17, C20, D1, D2, D3, D4, D19, E7, E8, E19, F1, F7, F8, G7, G8, G19, G20, J1, J2, J9, J10, J12, J14, J21, J22, K3, K9, K10, L9, L10, M1, M10, M1, M17, N11, N12, N13, N14, N15, N16, P11, P12, P13, P14, P15, R12, R13, R14, R15, T12, T13, T14, T15, U12, U15, U16, U20, V12, AA1, AA2,

4.6 Pin Diagram (BGA338 AIT8328Q) (Preliminary)



0.1d

5 **Electrical Characteristics**

5.1 **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Units
Supply Core Voltage	VDDmax	-0.3	1.3	V
Supply IO Voltage	VDDIOmax	-0.5	3.7	V
IO Signal Voltage	VIOmax	-0.5	VDDIO ¹ +0.3	V
ESD (human body mode)	ESD-HBM	<-2.0	>2.0	KV
ESD (machine mode)	ESD-MM	<-200	>200	V
Latch-Up		<-100	>100	mA
Storage Temperature	Tstorage	-40	125	ొ
Operation Temperature	Toperate	-10	85	${\mathbb C}$
Junction Temperature	Tjunction	-40	125	င

Table 1. Absolute Maximum Ratings

The voltage depends on different power group
 Permanent device damage may occur if the absolute maximum ratings are exceeded

5.2 DC Recommended Operating Conditions

Symbol	Parameter	For	1.8V I	/O	For	2.5V I	/O	For	3.3V I	0
Syllibol	Symbol Parameter		Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
VDD (V)	Core power supply	0.99	1.1	1.21	0.99	1.1	1.21	0.99	1.1	1.21
VDDIO (V)	IO power supply	1.62	1.8	1.98	2.25	2.5	2.75	2.97	3.3	3.63
Temp (°C)	Junction temperature	-40	25	125	-40	25	125	-40	25	125
-	Hyteresis	0.2		0.3	0.2		0.3	0.25		0.35
$V_{IL}(V)$	Input low voltage			0.6			0.7			8.0
$V_{IH}(V)$	Input high Voltage	1.2			1.7			2.0		
V _{OL} (V)	Output low voltage			0.4			0.4			0.4
V _{OH} (V)	Output high voltage	VDDIO- 0.4			VDDIO- 0.4			VDDIO- 0.4		
I _{LI} (uA)	Input leakage current	-10		+10	-10		+10	-10		+10
I _{LO} (uA)	Output leakage current	-10		+10	-10		+10	-10		+10
Pull-up (kohm)	Pull-up resistor		90			54			38	
Pull-down (kohm)	Pull-down resistor		90			54			38	

Table 2. I/O electrical characteristics

Symbols	Min.	Тур.	Max.	Unit	Note
VDD_CORE	1.05	1.1	, 1.3		
VDD_CLK	1.7	4	3.6	V	
VDD_SEN	1.62	1.8	1.98		
VDD_I2S	1.7	-	3.6	V	
VDD_LCD	1.7		3.6		
VDD_AGPIO	1.7		3.6	V	
VDD_BGPIO	2.52	3.3	3.6	V	
VDD_CGPIO	1.7		3.6	V	
VDD_DGPIO	1.7		3.6	V	
VDD_DRAM	1.35	1.5	1.65	V	For AIT8328G and AIT8328Q
VDD_DRAM	1.7	1.8	1.9	V	For AIT8328P LPDDR
VDD_DDR	1.35	1.5	1.65	V	For AIT8328Q DDR3
VDD_DRAM_CORE	0.99	1.1	1.21	V	For AIT8328G and AIT8328Q
VDD_DRAM_CORE_T/B	0.99	1.1	1.21	V	For AIT8328P
VDD_VREFDQ/VREFCA	0.675	0.75	0.825	V	For AIT8328G. Equal VDD_DRAM*0.5
VDD_USB_1V1	1.0	1.1	1.2	V	Output by internal LDO
VDD_USB_3V3	2.97	3.3	3.63	V	

Symbols	Min.	Тур.	Max.	Unit	Note
AVDD_PLL	0.99	1.1	1.21	V	
AVDD_MIPI_RX0	0.99	1.1	1.21	V	
AVDD_MIPI_RX1	0.99	1.1	1.21	V	
AVDD_AUDIO	2.52	2.8	3.3	V	
AVDD_TV	2.52	2.8	3.3	V	
VDD11_TMDS	0.99	1.1	1.21	V	
VDD33_TMDS	2.97	3.3	3.63	V	
VDD33_HDMI	2.97	3.3	3.63	V	
VDD_RTC	2	3.3	3.63	V	
VDD_POR_1V8	1.62	1.8	1.98	V	
VDD_SADC	2.52	2.8	3.08	V	

Table 3. Voltage domain

5.3 Host/Sensor serial Interface

		Standa	rd-Mode	Fast	-Mode	
Symbol	Parameter	Min	Max	Min	Max	Unit
f _{SCL}	SCL clock frequency	, 0	100	0	400	kHz
t _{HD;STA}	Hold time for START	4.0	1	0.6	-	us
t _{su;sta}	Set-up time for repeated START condition	4.7	-	0.6	-	us
t _{LOW}	Low period of the SCL clock	4.7	ı	1.3	-	us
t _{HIGH}	High period of the SCL clock	4.0	ı	0.6	-	us
$t_{HD;DAT}$	Data hold time	0	3.45	0	0.9	us
t _{SU;DAT}	Data set-up time	250	-	100	-	ns
tr	Rise time of both SCL and SDA	-	500	-	300	ns
tf	Fall time of both SCL and SDA	-	300	-	300	ns
t _{su;sto}	Set-up time for STOP condition	4.0	-	0.6	-	us
t _{BUF}	Bus free time between STOP	4.7	-	1.3	-	us

	and START condition					
C_b	Capacitive load for each bus line	-	400	-	400	pF

Table 4. Host/sensor serial interface timing parameter




Figure 2. Host/sensor serial interface timing parameter

5.4 Parallel Sensor Interface

Symbol	Parameter	Min	Max	Unit
t _{CK}	Pixel clock cycle	7	-	ns
t _{CKH}	Pixel clock high level width	45%~55% duty cycle		ns
t _{CKL}	Pixel clock low level width	40 /6 3		ns
t _{SS}	Sync signal output setup time	3	-	ns
t _{SH}	Sync signal output hold time	3	-	ns
t _{DS}	Data output setup time	3	-	ns
t _{DH}	Data output hold time	3	-	ns
t _{HS}	Hsync time	-	Frame width	cycle
t _{HHS}	Hsync start time	-	-	cycle
t _{BK}	Blanking time	64	-	cycle
t _{VSE}	Vsync end time	-	-	cycle

Table 5. Parallel sensor interface timing




Figure 3. Parallel sensor interface timing

5.5 UART Interface

Symbol			Max	Unit
t _{rxsw}	Receive start bit pulse width	0.985T	1.015T	ns
t _{rxdw}	Receive data bit pulse width	0.985T	1.015T	ns
t _{rxpw}	Receive parity bit pulse width	0.985T	1.015T	ns
t _{rxspw}	Receive stop bit pulse width	0.985T	-	ns
f _{baud}	Programmable baud rate	0.496	8000	KHz
t _{txsw}	Transmit start bit pulse width		Т	ns
t _{txdw}	Transmit data bit pulse width		Т	ns
t_{txpw}	Transmit parity bit pulse width		Т	ns
t _{txspw}	Transmit stop bit pulse width		-	ns

^{*}T (baud period) = 1/programmed baud rate

Table 6. UART interface timing




Figure 4. UART interface timing

5.6 USB2.0 High Speed Interface

Symbol	Parameter	Min	Max	Unit
High-speed N	Mode			
t _{HSR}	High-speed differential rise time	500	-	ps
	(10% - 90%)			
t _{HSF}	High-speed differential fall time	500		4 - ps
	(10% - 90%)			
Full-speed M	ode			
t _{FR}	Rise Time for DP/DM	4	20	ns
t _{FF}	Fall Time for DP/DM	4	20	ns
t _{FRFM}	Differential rise/fall Time Matching (t_{FR} / t_{FF})	90	110	%
V _{CRS}	Output Signal Crossover Voltage	1.3	2.0	V

Table 7. USB Driver Characteristic

	Symbol	Description Con	dition	Min.	Тур.	Max.	Unit
_	Driver timing						
_	High-speed mode						
	Driver waveform	See the eye pattern of to (described in the USB 2	·		template 1 des		
	requirement	Level 1 Point 3 Point 5 Level 2 Unit Interval	+ 400mV Differential O Volts Differential - 400mV Differential	Level 1 Level 2 Point 1 Point 2 Point 3 Point 4 Point 5 Point 6	Voltage Level (D+ - D- 525 mV in Ul following a transi 475 mV in all others -525 mV in Ul following a transi -475 in all others 0 V 0 V 300 mV 300 mV -300 mV	-) Time (% c	of Unit Interval)
_	Full-speed mode						
	Propagation delay	For the detailed descript	ion of VI, FSE 0, and	-	-	15	ns

(VI, FSE 0, OE to	OE, (please ref	er to the USB 1.1 spec.)				
DP, DM)						
Receiver timing				1	<u> </u>	
High-speed mode (ten	nplate 4, USB 2.0 spe	c.)				
Data source jitter and receiver jitter	See the eye pattern of template 4 (described in the USB 2.0 spec.)		Follow template 4 described in USB specification Rev 2.0.			
tolerance	(described in th	Voltage Level (D+ - D-) Time (% of Unit Interval)				
	Level 1	+ 400mV	Level 1	575 mV	N/A	
		Differential	Level 2	-575 mV	N/A	
					15% UI	
		int 3 Point 4	Point 2	0 V	85% UI	
	Point	0 Volts Differential	Point 3	150 mV	35% UI	
		nt 5. Point 6	Point 4	150 mV	65% UI	
		100	Point 5	-150 mV	35% UI 65% UI	
Full-speed mode	Level 2 0%	Unit Interval 100%				
t PLH(rcv)	Receiver	For the detailed	-	-	15	ns
t PHL(rcv)	propagation	description of RCV,				
	delay (DP;	(please refer to the USB				
	DM to					
		1.1 spec.)				
	RX_RCV)	*				
t PLH(single)	Receiver	-	-	-	15	ns
† PHL(single)	propagation delay					
	(DP; DM to VOP,					
	VON)					

Table 8. USB Driver/Receiver Timing

5.7 Power On/Off Sequence

Symbol	Parameter	Min	Max	Unit
t _{PUD}	Core power up to IO power up delay	100	1	ns
t _{RUD}	IO power on to reset assert delay	1	ı	ms
t _{POD}	IO power off to Core power off delay	100	ı	ns
t _{ROD}	Reset de-assert to IO power delay	0	-	Ns
t _{CKRST}	Clock on to reset assert delay	8T	#	T=42ns(24MHz)

Table 9. Power on/off sequence parameter






Figure 5. Power on/off timing diagram

6 Package Information

6.1 AIT8328G (BGA304)

Top View






Bottom View


DIMENSION		.XX	± 0.05
UN I T	mm	.X	± 0.1


Side View



	Axis	Symbol	Common Dimensions		
			MIN.	NOM.	MAX.
Body Size:	X	D	12.90	13.00	13.10
body Size.	Υ	E	12.90	13.00	13.10
Ball Pitch:		е		0.65	
Total Thickness:		А	-		1.20
Mold Thickness:			0.675	0.7	0.725
Substrate Thickness:			0.18	0.21	0.24
Ball Diameter:				0.30	
Stand Off:		A1	0.18	0.21	0.24
Ball Width:		ь	0.25	0.30	0.35
Package Edge Tolerance:		aaa		0.10	
Mold Flatness:		bbb		0.10	
Coplanarity:		ddd		0.10	
Ball Offset (Package):		eee		0.15	
Ball Offset (Ball):		fff		0.08	
Ball Count:		n		277	
Edge Ball Center to Center:	Х	D1		11.70	
Eage ball center to center.	Υ	E1		11.70	
Edge Ball Center to Package Edge:	Х	9	0.55	0.65	0.75
Eage Dail Contor to I dekage Eage.	Y	f	0.55	0.65	0.75

6.2 AIT8328P (BGA277)





	Axis	Symbol	Common Dimensions		
			MIN.	NOM.	MAX.
Body Size:	X	D	12.90	13.00	13.10
Body Size.	Υ	E	12.90	13.00	13.10
Ball Pitch:		е	0.65		
Total Thickness:		Α	-		1.20
Mold Thickness:			0.675	0.7	0.725
Substrate Thickness:			0.18	0.21	0.24
Ball Diameter:			0.30		
Stand Off:		A1	0.18	0.21	0.24
Ball Width:		ь	0.25	0.30	0.35
Package Edge Tolerance:		aaa		0.10	
Mold Flatness:		bbb	0.10		
Coplanarity:		ddd	0.10		
Ball Offset (Package):		eee	0.15		
Ball Offset (Ball):		fff	0.08		
Ball Count:		n	277		
Edge Ball Center to Center:		D1	11.70		
		E1	11.70		
Edge Ball Center to Package Edge:	Х	9	0.55	0.65	0.75
Euge Bull Center to Fuckage Edge:		f	0.55	0.65	0.75

DIMENSION		.XX	± 0.05
UNIT	mm	.X	± 0.1

6.3 AIT8328Q (BGA338)

TBD.