

# SSC335 High-Integrated IP Camera SoC Processor

**Preliminary Product Brief Version 0.3** 



© 2019 SigmaStar Technology Corp. All rights reserved.

SigmaStar Technology makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, non-infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by SigmaStar Technology arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

SigmaStar is a trademark of SigmaStar Technology Corp. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.



# **REVISION HISTORY**

<b>Revision No.</b>	Description	Date
0.1	Initial release	12/02/2019
0.2	Updated Mechanical Dimensions	12/13/2019
0.3	Updated encoder spec.	12/16/2019



## **FEATURES**

#### ■ High Performance Processor Core

- ARM Cortex-A7 Single Core
- · Neon and FPU
- Memory Management Unit for Linux support
- · DMA Engine

#### ■ Image/Video Processor

- Supports 10-bit parallel interface for raw data input
- Supports MIPI interface with two data lanes and one clock lane
- Supports 8/10-bit CCIR656 interface
- Supports 3M (2304x1296 or 2048x1536) pixels video recording and image snapshot
- Bad pixel compensation
- Noise Reduction (NR)
- Optical black correction
- Lens shading compensation
- Auto White Balance (AWB) / Auto Exposure (AE) / Auto Focus (AF)
- CFA color interpolation
- Color correction
- Gamma correction
- Wide Dynamic Range (WDR)
- Rotation with 90 or 270 degrees
- Fully programmable multi-function scaling engines
- High Dynamic Range (HDR) with two exposure frames

#### ■ H.265/HEVC Encoder

- Supports H.265/HEVC main profile encoding
- Supports MVs 32x32, 16x16, and 8x8
- Supports up to quarter-pixel
- Supports frame level and MB level rate control
- Supports ROI (Intra map or ZMV map)
- Supports max. 3M + D1 + CIF @ 25fps (with HDR) encoding

#### ■ H.264 Encoder

- Supports H.264 baseline and main profile encoding
- Supports MVs 16x16, 16x8, 8x16, 8x8, 8x4, 4x8, and 4x4
- Supports up to quarter-pixel
- Supports frame level and MB level rate control
- Supports ROI (Intra map or ZMV map)
- Supports max. 3M + D1 + CIF @ 25fps (with HDR) encoding

#### JPEG Encoder

- Supports JPEG baseline encoding
- Supports YUV422 or YUV420 format
- Supports max. 3M @ 30fps encoding
- Supports real-time mode and frame encode mode

#### ■ Video Encoding Performance

- Supports 3M + D1 + CIF @ 25fps (with HDR)
   H.265/HEVC or H.264 encoding
- Supports MJPEG encoding up to 3M @ 30fps

#### Audio Processor

- One stereo ADC for microphone inputs
- One DAC for lineout
- Supports 8K/16K/32KHz sampling rate audio recording
- Digital and analog gain adjustment

#### ■ SPI NOR/NAND Flash Interface

 Compliant with standard, dual and quad SPI flash memory components

#### SD Card Interface

- Compatible with SD spec. 2.0, data bus 1/4bit mode
- Compatible with SDIO spec. 2.0, data bus 1/4-bit mode



#### SDIO 2.0 Interface

- Compatible with SDIO spec. 2.0, data bus 1/4-bit mode
- Compatible with SD spec. 2.0, data bus 1/4bit mode

#### ■ USB 2.0 Interface

- One USB 2.0 configurable host or device
  - Host mode supports EHCI specifications
  - Device mode supports 3 endpoints

#### DRAM Memory

• Embedded 512Mb DDR2

#### Connectivity

- Built-in 10/100M Ethernet MAC and Ethernet PHY
- One USB 2.0 Host Controller could be used for USB Wi-Fi dongle or module
- One SDIO 2.0 Host Controller could be used for SDIO Wi-Fi module

#### Security Engines

- Supports AES128/AES192/AES256/ DES/3DES/RSA/SHA-I/SHA-256
- · Supports secure booting

#### Boot Options

- SPI NOR
- SPI NAND
- SD Card

#### Peripherals

- · Dedicated GPIOs for system control
- Supports 11 PWM outputs (shared with GPIOs)
- Two generic UARTs and one fast UART with flow control
- Three generic timers and one watchdog timer
- Two SPI masters
- Two I2C Masters
- Built-in 10-bit SAR ADC with 4-channel analog inputs for different kinds of application
- · Supports internal temperature sensor
- Supports ISP sensor clock 12MHz, 24MHz, 37.125MHz

#### Operating Voltage Range

Core: 0.9V

• I/O: 1.8 ~ 3.3V

• DRAM: 1.8V

• Power Consumption: TBD

#### Package

• 88-pin QFN, 9mm x 9mm



## **GENERAL DESCRIPTIONS**


The SSC335 is a highly integrated SoC. Based on ARM Cortex-A7, the application processor integrates Image Signal Processor (ISP), Video (H.264/H.265/MJPEG) Encoders and other useful peripherals for IP camera applications.

A typical utilization of the SSC335 application processor is demonstrated in the following block diagram. The complete system includes a camera module (CMOS sensor), a connectivity module (Wi-Fi or Ethernet), and a non-volatile storage (SPI NOR/NAND flash or SD card). The ISP handles images captured from the camera sensor, and the video stream is composed of a large amount of images. There are pre- and post- video processing stages. The pre-video processing rotates images, reduces noises, enhances signals and translates color domains. The post-video processing adjusts color quality, and generates multiple video streams with different resolutions. Multimedia Encoders can compress those video streams with different compressing standards at the same time. The well compressed video/audio streams could be streamed or stored in the cloud server through Wi-Fi or Ethernet or stored in a local SD card. The SPI NOR/NAND flash is usually reserved for operating system and application software. Moreover, other peripherals such as SAR ADC, Audio ADC/DAC, UARTs, PWMs, GPIOs and SPI are supported to realize applications with maximal flexibility.

The SSC335 supports secure booting and personalization authentication mechanism for system security. The AES/DES/3DES cipher engines could further help encrypt the compressed video/audio streams to enhance privacy.



# **BLOCK DIAGRAM**





#### **FUNCTIONAL DESCRIPTION**

## Video Encoder

#### **I. JPE Feature Description**

- Supports JPEG encoding 3M @ 30fps
  - Frame mode
  - IMI row mode
- Supports YUYV input format
- Supports NV12 input format
- · Supports DCT mode to accelerate SW encoding

#### II. H.264/H.265 Feature Description

H.264/H.265 engine (abbr. as VEN) is a hardware encoder for H.264/H.265 baseline/main profile. It encodes image data from frame buffer (DRAM) in YUV420 format and generates bit-streams to memory. Maximum resolution of 3M (2304X1296 or 2048X1536) with 25fps (with HDR) is supported.

In IP-CAM application, the bitrate is very important due to limited storage space in long time recording. Consequently, VEN implements bitrate control mechanism in frame level or macro-block (MB) level. Both variable bitrate (VBR) and constant bitrate (CBR) are supported. In general, VBR encoding will produce better image quality than CBR.

To save memory bandwidth, VEN provides data compression/decompression option when accessing DRAM. Besides, internal SRAM is used as a cache architecture to reduce DRAM read/write operations. It is very helpful in complex system application where image rotation, HDR, and/or fisheye correction are enabled simultaneously.

Another feature called Region of Interest (ROI) Encoding is supported to provide the highest image quality on the areas or scene or objects of most interest while reducing the quality level in uninteresting areas to provide the highest quality/lowest bandwidth results.



#### **ISP**

#### **I. Brief Feature Description**

The ISP design is used to transfer raw sensor data output to YUV data. It also supports YUV sensor at ISP bypass mode default.

- Supports up to 3M (2304X1296 or 2048X1536) @25Hz
- HDR
- WDR
- · Bad pixel compensation
- · Green equal
- Supports rgbir2x2 or rgbir4x4 mode input
- · Optical black correction
- · Lens shading compensation
- · Asymmetric lens shading compensation
- Statistic for AWB/AE/AF
- Supports de-noise 3DNR/2DNR
- Supports rotation
- White Balance PreGain and PostGain can be enabled at the same time
- · CFA color interpolation
- · Gamma correction
- · Edge enhancement
- Supports menuload for ALSC\_gain/DefectPxl/Gamma table



# **Peripheral**

### **I. USB Brief Feature Description**

One port of host/OTG controller is fully compliant with the USB 2.0 specification and the Enhanced Host Controller Interface (EHCI) specification. This Host/OTG Controller can support FS/LS transactions, Interrupt/Control/Bulk transfers and split/preamble transactions for hub.

#### II. MIPI CSI Interface

The features are listed below:

- CSI-2 1.1/D-PHY 1.1 compliant receiver with maximum Input Frequency 1.5GHz
- Supports 1 clock lane, 2 data lanes
- Supports YUV422 8-bit, Raw8, Raw10, Raw12, Generic 8-bit long packet and User defined byte-based data type
- Supports 1-bit error correction/2-bit error detection for packet header
- · Supports checksum error detection for payload data
- Supports timing generation for Vsync and Hsync

#### **III. Ethernet MAC Brief Feature Description**

- IEEE Std 802.3 compatible
- Supports 10/100 Mbit/s operation.
- Full/Half duplex support.
- Automatic pad and CRC generation on transmitted packet.
- Supports transmit packet(IP/TCP/UDP) checksum generate
- · Receiver & Transmitter Packet management by internal storage with descriptor header control
- Internal async-FIFO for receiver & transmitter frame wire speed operation
- · Supports Tagged frame
- · Supports IPV6 check-sum
- Supports IEEE802.3az EEE function

#### **IV. EPHY Brief Feature Description**

The Ethernet PHY (EPHY) is an IEEE 802.3 compliant single-port Ethernet Transceiver for both 100Mbps and 10Mbps operations. The EPHY acts as an interface between the physical signaling and the Media Access Controller (MAC). It supports the Auto-Negotiation function to simplify the network installation and maintenance.

The major functions of EPHY included:

- 10/100Mbps TX/RX
- Full-duplex or half duplex
- Supports IEEE 802.3u auto-negotiation
- DSP-based PHY Transceiver technology
- Supports WOL (Wake on Lan) feature (Magic Packet only)
- Supports IEEE 802.3az EEE function


#### V. Encryption Brief Feature Description

AESDMA is a secure IP for Secure Boot and HDMI Key Authentication. There are three engines inside this IP:

- AES: ECB, CBC (dvs042), ECB\_CTS, CBC\_CTS, CTR
- SHA: SHA 1, SHA 256
- RSA: RSA\_2048 in HW key mode, programmable size in SW key mode



# **PIN DIAGRAM**





## **SIGNAL DESCRIPTION**

Signal Name	Signal Type	Function	QFN88 (9 x 9) Pin Location
System Reset I	Interface		
PM_RESET	I	System Reset (Active High)	21
Debug UART Ir	nterface		
PM_UART_RX	I	Debug UART Receive Data Input with Pull Up Resistor / Slave I2C Serial Clock	22
PM_UART_TX	0	Debug UART Transmit Data Output with Pull Up Resistor / Slave I2C Serial Data	23
System Interfa	ce		
XTAL_IN	I	24MHz Crystal Input	35
XTAL_OUT	0	24MHz Crystal Output	36
SPI Flash Inter	face		
PM_SPI_CZ	О	SPI Flash Chip Select (Active Low)	26
PM_SPI_DI	0	SPI Flash Serial Data To Device (MOSI)	27
PM_SPI_WPZ	0	SPI Flash Write Protect	28
PM_SPI_DO	I	SPI Flash Serial Data From Device (MISO)	29
PM_SPI_CK	0	SPI Flash Clock	30
PM_SPI_HLD	0	SPI Flash Hold	31
PM GPIO Inter	face		
PM_GPIO4	I/O	Power Manage Group General Purpose Input/Output	25
PM_IRIN_SW	I	General Purpose Input/Output Software Mode Infrared Input from IR Receiver	20
SAR ADC Inter	face		
SAR_GPIO0	I	General Purpose Input/Output or Muxed to SARADC Input Channel 0	15
SAR_GPIO1	I	General Purpose Input/Output or Muxed to SARADC Input Channel 1	14
SAR_GPIO2	I	General Purpose Input/Output or Muxed to SARADC Input Channel 2	13
SAR_GPIO3	I	General Purpose Input/Output or Muxed to SARADC Input Channel 3	12



Signal Name	Signal Type	Function	QFN88 (9 x 9) Pin Location
Master I2C Into	erface		•
I2C1_SCL	0	I2C 1 Master Mode I2C Clock (for Sensor)	48
I2C1_SDA	I	I2C 1 Master Mode I2C Data (for Sensor)	49
Master SPI Into	erface		
SPI0_CZ	0	Master SPI 0 Chip Select (Active Low)	70
SPI0_CK	0	Master SPI 0 Serial Clock	71
SPI0_DI	0	Master SPI 0 Serial Data To Device (MOSI)	72
SPI0_DO	I	Master SPI 0 Serial Data From Device (MISO)	73
Fast UART Inte	rface		
FUART_RX	I	Fast UART Receive Data Input	43
FUART_TX	0	Fast UART Transmit Data Output	44
FUART_CTS	I	Fast UART Clear to Send	45
FUART_RTS	0	Fast UART Request to Send	46
PWM Interface			
PWM0	0	PWM 0 Output	74
PWM1	0	PWM 1 Output	75
Image Sensor 1	Interface		
SR_IO02	I/O	Sensor General Purpose Input/Output 2	51
SR_IO03	I/O	Sensor General Purpose Input/Output 3	52
SR_IO04	I/O	Sensor General Purpose Input/Output 4	53
SR_IO05	I/O	Sensor General Purpose Input/Output 5	54
SR_IO06	I/O	Sensor General Purpose Input/Output 6	55
SR_IO07	I/O	Sensor General Purpose Input/Output 7	56
SR_IO08	I/O	Sensor General Purpose Input/Output 8	57
SR_IO09	I/O	Sensor General Purpose Input/Output 9	58
SR_IO12	I/O	Sensor General Purpose Input/Output 12	61
SR_IO13	I/O	Sensor General Purpose Input/Output 13	62
SR_IO14	I/O	Sensor General Purpose Input/Output 14	63
SR_IO15	I/O	Sensor General Purpose Input/Output 15	64
SR_IO16	I/O	Sensor General Purpose Input/Output 16	65
SR_IO17	I/O	Sensor General Purpose Input/Output 17	66



Signal Name	Signal Type	Function	QFN88 (9 x 9) Pin Location
10/100M Ethern	et Interface		
ETH_RN	I	10/100M Ethernet Differential Pair of Receiver Signal Negative	38
ETH_RP	I	10/100M Ethernet Differential Pair of Receiver Signal Positive	39
ETH_TN	0	10/100M Ethernet Differential Pair of Transmitter Signal Negative	40
ETH_TP	0	10/100M Ethernet Differential Pair of Transmitter Signal Positive	41
PM_LED0	0	10/100M Ethernet LED0 Control Driven Active When Linked	32
PM_LED1	О	10/100M Ethernet LED1 Control Driven Active When Linked in 100 Base-TX and Blinking When Transmitting or Receiving Data	33
SD 2.0 Card Inte	rface		
SD_CLK	0	SD 2.0 Clock	77
SD_CMD	0	SD 2.0 Command	78
SD_D0	I/O	SD 2.0 Data Bus 0	79
SD_D1	I/O	SD 2.0 Data Bus 1	80
SD_D2	I/O	SD 2.0 Data Bus 2	81
SD_D3	I/O	SD 2.0 Data Bus 3	82
PM_SD_CDZ	I	Power Manage SD 2.0 Card Detect	19
Line Out Interfac	ce		
AUD_LINEOUT_L0	0	Audio Left Channel Line Output	3
AUD_VAG	0	Audio Reference Voltage from 1/2 AVDD_AUD	87
AUD_VRM_ADC	I	Audio Reference Voltage for ADC	88
Analog Micropho	ne Interface		
AUD_MICIN0	I	Audio Left Channel Microphone Positive Input	1
AUD_MICCM0	I	Audio Left Channel Microphone Negative Input	2
AUD_MICIN1	I	Audio Right Channel Microphone Positive Input	60
AUD_MICCM1	I	Audio Right Channel Microphone Negative Input	59
USB 2.0 Interfac	e	-	
USB_DM	I/O	USB 2.0 Differential Pair, Negative	84
USB_DP	I/O	USB 2.0 Differential Pair, Positive	85



Signal Name	Signal Type	Function	QFN88 (9 x 9) Pin Location
Power Pins			
VDD	Core Power	Digital Core Power	6, 47, 67, 68, 76
VDDP_1	3.3V Power	Digital Power for VDDP_1 Group	42
VDDP_2	1.8/3.3V Power	Digital Power for VDDP_2 Group (Sensor IO Power)	50
VDDP_3	3.3V Power	Digital Power for VDDP_3 Group	69
DVDD_DDR_RX	Core Power	Digital Power for DDR RX	11
VDDIO_DATA	DDR Power	Analog Power for DDR MCLK/DATA	8, 9
VDDIO_CMD	DDR Power	Analog Power for DDR CMD	5
AVDDIO_DRAM	DDR Power	Stack DRAM Power	4, 7, 18
AVDD_NODIE	3.3V Power	Analog Power for PM	17
DVDD_NODIE	0	PM LDO Output (Cap to GND)	16
AVDD_PLL	3.3V Power	Analog Power for PLL	10
AVDD_XTAL	3.3V Power	Analog Power for XTAL	34
AVDD_USB	3.3V Power	Analog Power for USB	83
AVDD_ETH	3.3V Power	Analog Power for Ethernet	37
AVDD_AUD	3.3V Power	Analog Power for Audio	86
GND_EFUSE	I	Power Source if eFuse is Burnt (Connected to Ground)	24
GND	GND	Digital Ground	ePad



# **PIN CHARACTERISTICS**

QFN88 (9 x 9) Pin Location	Pin Name	Default Value after Reset	5V-tolerance	<b>Driving Control</b>
19	PM_SD_CDZ	Input, pull-up	Yes	
20	PM_IRIN	Input, pull-up	Yes	
25	PM_GPIO4	Input, pull-up	Yes	
26	PM_SPI_CZ	Output	Yes	Yes
27	PM_SPI_DI	Output	Yes	Yes
28	PM_SPI_WPZ	Output	Yes	Yes
29	PM_SPI_DO	Input, pull-up	Yes	Yes
30	PM_SPI_CK	Output	Yes	Yes
31	PM_SPI_HLD	Output	Yes	Yes
32	PM_LED0	Input, pull-down	Yes	Yes
33	PM_LED1	Input, pull-down	Yes	Yes
12	SAR_GPIO3	-	Yes	
13	SAR_GPIO2	-	Yes	
14	SAR_GPIO1	-	Yes	
15	SAR_GPIO0	-	Yes	
38	ETH_RN	-	No	
39	ETH_RP	-	No	
40	ETH_TN	-	No	
41	ETH_TP	-	No	
43	FUART_RX	Input, pull-up	Yes	
44	FUART_TX	Input, pull-up	Yes	
45	FUART_CTS	Input, pull-up	Yes	
46	FUART_RTS	Input, pull-up	Yes	
48	I2C1_SCL	Input, pull-up	Yes	Yes
49	I2C1_SDA	Input, pull-up	Yes	Yes
51	SR_IO02	Input, pull-up	No	Yes
52	SR_IO03	Input, pull-up	No	Yes
53	SR_IO04	Input, pull-up	No	Yes
54	SR_IO05	Input, pull-up	No	Yes



QFN88 (9 x 9) Pin Location	Pin Name	Default Value after Reset	5V-tolerance	<b>Driving Control</b>
55	SR_IO06	Input, pull-up	No	Yes
56	SR_IO07	Input, pull-up	No	Yes
57	SR_IO08	Input, pull-up	No	Yes
58	SR_IO09	Input, pull-up	No	Yes
61	SR_IO12	Input, pull-down	No	Yes
62	SR_IO13	Input, pull-down	No	Yes
63	SR_IO14	Input, pull-up	No	Yes
64	SR_IO15	Input, pull-up	No	Yes
65	SR_IO16	Input, pull-up	No	Yes
66	SR_IO17	Input, pull-up	No	Yes
70	SPI0_CZ	Input, pull-up	No	Yes
71	SPI0_CK	Input, pull-down	No	Yes
72	SPI0_DI	Input, pull-down	No	Yes
73	SPI0_DO	Input, pull-down	No	Yes
74	PWM0	Input, pull-down	Yes	Yes
75	PWM1	Input, pull-down	Yes	Yes
77	SD_CLK	Input, pull-down	Yes	Yes
78	SD_CMD	Input, pull-up	Yes	Yes
79	SD_D0	Input, pull-up	Yes	Yes
80	SD_D1	Input, pull-up	Yes	Yes
81	SD_D2	Input, pull-up	Yes	Yes
82	SD_D3	Input, pull-up	Yes	Yes
84	USB_DM	-	No	
85	USB_DP	-	No	



# **MULTI-FUNCTION TABLE**

Signal Name Signal Type		Function (QFN88 )	QFN88 (9 x 9) Pin Location	
Image Sensor (Parallel/BT656)				
SR_IO02	I	Parallel Input Data Bit 2 BT656 Input Data Bit 0	51	
SR_IO03	I	Parallel Input Data Bit 3 BT656 Input Data Bit 1	52	
SR_IO04	I	Parallel Input Data Bit 4 BT656 Input Data Bit 2	53	
SR_IO05	I	Parallel Input Data Bit 5 BT656 Input Data Bit 3	54	
SR_IO06	I	Parallel Input Data Bit 6 BT656 Input Data Bit 4	55	
SR_IO07	I	Parallel Input Data Bit 7 BT656 Input Data Bit 5	56	
SR_IO08	I	Parallel Input Data Bit 8 BT656 Input Data Bit 6	57	
SR_IO09	I	Parallel Input Data Bit 9 BT656 Input Data Bit 7	58	
SR_IO12	I	Parallel Input Data Bit 10 BT656 Input Data Bit 8	61	
SR_IO13	I	Parallel Input Data Bit 11 BT656 Input Data Bit 9	62	
Parallel/BT656 Contro	ol			
SR_IO14	I	Parallel HSYNC Input	63	
SR_IO15	I	Parallel / BT656 Pixel Clock Input	64	
SR_IO16	I	Parallel VSYNC Input	65	
SR_IO17	0	SNR Master Clock Output	66	
PWM0	0	SNR Power Down Control NOTE: 3.3V Level IO	74	
PWM1	О	SNR Reset NOTE: 3.3V Level IO	75	



Signal Name	Signal Type	Function (QFN88 )	QFN88 (9 x 9) Pin Location
Image Sensor (2 lane MIPI_Mode2)			
SR_IO03	I	MIPI Data Input (Differential Pair 0, Negative)	52
SR_IO04	I	MIPI Data Input (Differential Pair 0, Positive)	53
SR_IO05	I	MIPI Clock Input (Differential Clock Pair, Negative)	54
SR_I006	I	MIPI Clock Input (Differential Clock Pair, Positive)	55
SR_IO07	I	MIPI Data Input (Differential Pair 1, Negative)	56
SR_IO08	I	MIPI Data Input (Differential Pair 1, Positive)	57
MIPI Control			
SR_IO12	0	SNR Power Down Control	61
SR_IO13	0	SNR Reset	62
SR_I017	0	SNR Master Clock Output	66
JTAG Mode1			
EJ_TCK	I	CA7 JTAG Clock	43
EJ_TMS	I	CA7 JTAG Mode Select	44
EJ_TDO	0	CA7 JTAG Data Out	45
EJ_TDI	I	CA7 JTAG Data In	46
JTAG Mode2			
EJ_TCK	I	CA7 JTAG Clock	70
EJ_TMS	I	CA7 JTAG Mode Select	71
EJ_TDO	0	CA7 JTAG Data Out	72
EJ_TDI	I	CA7 JTAG Data In	73
I2C 0 Mode2			
I2C0_SCL	0	Master I2C 0 Serial Clock	74
I2C0_SDA	I/O	Master I2C 0 Serial Data	75
I2C 1 Mode1			
I2C1_SCL	0	Master I2C 1 Serial Clock (for Sensor)	48
I2C1_SDA	I/O	Master I2C 1 Serial Data (for Sensor)	49
I2C 1 Mode2			
I2C1_SCL	0	Master I2C 1 Serial Clock	74
I2C1_SDA	I/O	Master I2C 1 Serial Data	75




Signal Name	Signal Type	Function (QFN88 )	QFN88 (9 x 9) Pin Location
UART 0 Mode2			
UARTO_RX	I	UART 0 Receiver	43
UARTO_TX	0	UART 0 Transmitter	44
UART 1 Mode2			
UART1_RX	I	UART 1 Receiver	45
UART1_TX	0	UART 1 Transmitter	46
FUART Mode1			
FUART_RX	I	Fast UART Receiver	43
FUART_TX	0	Fast UART Transmitter	44
FUART_CTS	I	Fast UART Clear to Send	45
FUART_RTS	0	Fast UART Request to Send	46
FUART Mode5			
FUART_RX	I	Fast UART Receiver	43
FUART_TX	0	Fast UART Transmitter	44
SPI 0 Mode1	·		
SPI0_CZ	0	Master SPI 0 Chip Select (Active Low)	70
SPI0_CK	0	Master SPI 0 Serial Clock	71
SPI0_DI	0	Master SPI 0 Serial Data In (MOSI)	72
SPI0_DO	I	Master SPI 0 Serial Data Out (MISO)	73
SPI 0 Mode3	·		
SPI0_CZ	0	Master SPI 0 Chip Select (Active Low)	43
SPI0_CK	0	Master SPI 0 Serial Clock	44
SPI0_DI	0	Master SPI 0 Serial Data In (MOSI)	45
SPI0_DO	I	Master SPI 0 Serial Data Out (MISO)	46
SPI 1 Mode3			
SPI1_CZ	0	Master SPI 1 Chip Select (Active Low)	79
SPI1_CK	0	Master SPI 1 Serial Clock	80
SPI1_DI	0	Master SPI 1 Serial Data In (MOSI)	81
SPI1_DO	I	Master SPI 1 Serial Data Out (MISO)	82



Signal Name	Signal Type	Function (QFN88 )	QFN88 (9 x 9) Pin Location
PWM Mode1			
PWM0	0	PWM 0 Output	74
PWM1	0	PWM 1 Output	75
PWM Mode2			
PWM2	0	PWM 2 Output	45
PWM3	0	PWM 3 Output	46
PWM4	0	PWM 4 Output	70
PWM5	0	PWM 5 Output	71
PWM6	0	PWM 6 Output	72
PWM7	0	PWM 7 Output	73
PWM9	0	PWM 9 Output	74
PWM10	0	PWM 10 Output	75
PWM Mode3	·		·
PWM0	0	PWM 0 Output	43
PWM1	0	PWM 1 Output	44
PWM Mode4	·		·
PWM8	0	PWM 8 Output	63
PWM9	0	PWM 9 Output	64
PWM10	0	PWM 10 Output	65
PM PWM Mode1	·		·
PWM4	0	PWM 4 Output	32
PWM5	0	PWM 5 Output	33
PWM9	0	PWM 9 Output	32
PWM10	0	PWM 10 Output	33



# **MECHANICAL DIMENSIONS**





# **ELECTRICAL SPECIFICATIONS**

# **Interface Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit
DIGITAL INPUTS					
Input Voltage, High	$V_{\mathrm{IH}}$	2.5			V
Input Voltage, Low	$V_{\mathrm{IL}}$			0.8	V
Input Current, High	${ m I}_{ m IH}$			-1.0	uA
Input Current, Low	${ m I}_{ m IL}$			1.0	uA
Input Capacitance			5		pF
DIGITAL OUTPUTS					
Output Voltage, High	V <sub>OH</sub>	VDDP-0.1Note			V
Output Voltage, Low	$V_{OL}$			0.1	V
SAR ADC Input		0		$V_{VDD\_33}$	V
AUDIO OUTPUTS					
Line-Out			2.54		Vp-p
XTAL Specifications					
Input Voltage, High	V <sub>IH</sub>	2.0		3.6	V
Input Voltage, Low	$V_{\mathrm{IL}}$	-0.3		0.8	V
Clock frequency			24		MHz
Crystal accuracy			+/-30		ppm
Long-term jitter			+/-500		ps

Note: 1. VDDP can be V<sub>VDD\_33</sub>, V<sub>VDD\_18</sub>

2. 0.9Vrms @10Kohm load

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур.	Max.	Unit
3.3V Supply Voltage	V <sub>VDD_33</sub>	3.14	3.3	3.46	٧
1.8V Supply Voltage (DDR II)	V <sub>VDD_18</sub>	1.71	1.8	1.89	V
Core Power Supply Voltage (Core)	V <sub>VDD_core</sub>	0.87	0.9	0.93	٧
Ambient Operation Temperature	TA	-20		70	°C
Junction Temperature	Tı			125	°C



# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Тур.	Max.	Unit
3.3V Supply Voltage	V <sub>VDD_33</sub>	2.97	3.30	3.63	V
1.8V Supply Voltage (DDR II)	V <sub>VDD_18</sub>			1.98	٧
Core Power Supply Voltage (Core)	V <sub>VDD_core</sub>			1.26	٧
Storage Temperature	Tstg	-40		150	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of device. Exposure to absolute maximum ratings for extended periods may affect device reliability.



# HARDWARE POWER SEQUENCE PROCEDURE

The timing requirements of the hardware reset signal are shown as below:

# Hardware Reset

HWRESET: Chip Reset; High Reset (Level)

The HWRESET pin is suggested to connect with 3.3V standby as shown in Figure 1. The VIH is 2V (Typ)  $\pm$ 10% (2.2V $\pm$ 1.8V); the VIL is 1.2V (Typ)  $\pm$ 1.0% (1.08V $\pm$ 1.32V). The power sequence is as shown in Figure 2.





Figure 1: Reset Application Circuit



# External Reset IC with External LDO

The timing is shown as Figure 2. The RST and power waveform must satisfy Figure 2 with parameters listed in Table 1.



#### Note:

- \*3.3V standby power (AVDD\_NODIE, AVDD\_XTAL, AVDD\_ETH)
- \*1.0V/0.9V (VDD, DVDD\_DDR\_RX)
- \*1.8V (AVDDIO\_DRAM, VDDIO\_DATA, VDDIO\_CMD)
- \*1.8V (VDDP\_2)
- \*3.3V normal power (AVDD\_AUD, AVDD\_PLL, AVDD\_USB, VDDP\_1, VDDP\_3)

Figure 2: Power on Sequence


Table 1: Power Requirements

Time	Description	Min	Typ.	Max	Unit
$t_1$	XTAL stable to Reset falling	5	_	1	ms
$t_2$	Reset pulse width	5	_	-	ms
t₃	Normal 3.3V, 1.8V, and VDDC power rising time (0% to 100%)	_	_	20	ms
t <sub>4</sub>	Normal 3.3V and 1.8V to VDDC lead time	1	_	_	ms



# Without External Reset IC with External LDO

The timing is shown as Figure 3. The power waveform must satisfy Figure 3 with parameters listed in Table 1.



#### Note:

- \*3.3V standby power (AVDD\_NODIE, AVDD\_XTAL, AVDD\_ETH)
- \*1.0V/0.9V (VDD, DVDD\_DDR\_RX)
- \*1.8V (AVDDIO\_DRAM, VDDIO\_DATA, VDDIO\_CMD)
- \*1.8V (VDDP\_2)
- \*3.3V normal power (AVDD\_AUD, AVDD\_PLL, AVDD\_USB, VDDP\_1, VDDP\_3)

Figure 3: Power on Sequence

Table 2: Power Requirements


Time	Description	Min	Typ.	Max	Unit
t <sub>1</sub>	Normal 3.3V, 1.8V, and VDDC power rising time (0% to 100%)	1	1	20	ms
$t_2$	Normal 3.3V and 1.8V to VDDC lead time	1	1	1	ms



## **MSPI OPERATION EXAMPLE**


This section describes an example of MSPI operation.

- (0). Initial
- (1). CS goes low
- (2). Write 2Bytes data
- (3). Read 1Bytes data
- (4). CS goes high



I2C clock frequency configurable is between 100Khz ~ 400Khz

# Set MIIC Speed





clk_miic	12MHz	24MHz
lcnt (>1.3us)	>16T	>31T
hcnt (>0.6us)	>8T	>15T
start (>0.6us)	>8T	>15T
stop (>0.6us)	>8T	>15T
between start and stop (>1.3us)	>16T	>31T
data_latch (>0us)	>0T	>0T
sda change (<0.9us)	<11T	<22T


Register name	Address	Description
reg_stop_cnt	`h08[15:0]	Sets the SCL and SDA count for stop
reg_hcnt	`h09[15:0]	Sets the SCL clock high-period count
reg_lcnt	`h0a[15:0]	Sets the SCL clock low-period count
reg_sda_cnt	`h0b[15:0]	Sets the clock count between falling edge SCL and SDA
reg_start_cnt	`h0c[15:0]	Sets the SCL and SDA count for start
reg_data_lat_cnt	`h0d[15:0]	Sets the data latch timing




# **EPHY INTERFACE**

Parameter	Min	Тур	Max	Unit
ETHERNET ANALOG INTERFACE (10BASE-T)				
Analog Input Range	4.4	5	5.6	Vdp-p
Differential Input Impedance		100		ohm
ETHERNET ANALOG INTERFACE (100BASE-TX)				
Analog Input Range	1.9	2	2.1	Vdp-p
Differential Input Impedance		100		ohm
Rise/Fall Time	3	4	5	ns
Rise/Fall Time Symmetry			0.5	ns
Duty Cycle Distortion	-0.25		0.25	ns
Amplitude Symmetry	98	100	102	%
Overshoot			5	%

# 100BASE-TX



# 10BASE-T





# THERMAL RESISTANCE (°C/W)

# Thermal simulation mode


PCB condition: JEDEC JESD51-5

PCB layers: 4 (2S2P)

PCB dimensions: 76.2 x 114.3 (mm x mm)

PCB thickness: 1.6 (mm)

Part Number	Manufacture/ Vendor	Package			al Resist (°C/W)	tance
			PCB Layer	Ατθ	Өзс	<b>Ө</b> зв
SSC335		QFN88_9x9	4L PCB	20.0	7.5	3.94




Attach a block with constant temperature onto package.



#### ORDERING GUIDE

Part Number	Temperature Range	Package Description	Package Option
SSC335	-20°C to +70°C	QFN	88-pin

## MARKING INFORMATION



## **DISCLAIMER**

SIGMASTAR TECHNOLOGY RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY SIGMASTAR TECHNOLOGY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. SSC335 comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.