FEATURES

High Performance Portable Navigation Device (PND) Application Processor

- High-Performance 32-bit RISC CPU
 - ARM9
 - Supports frequency up to 500MHz
- High-Integrated Power Management Unit
 - Power control logic for efficient power management and event detection
 - Adjustable output LDOs with internal pass devices for the whole chip and peripheral devices
 - Adjustable output bucks provide power supplies for memory and processor
 - Boost for LCD backlight
 - Battery charger system supports parallel charging for USB charging
 - AUX ADC for battery monitoring and auxiliary input
- High-Efficiency GPS Baseband
 - GPS L1, C/A Code, with all-in-view processing
 - High sensitivity enabling deep indoor application
 - Assisted/autonomous operation involving optimum use of all available assistance data
 - Fast TTFF in all modes
 - DGPS and WAAS capable
- 2D Graphics Engine
 - Line draw and rectangle draw/fill
 - BitBlt
 - Clipping, rotate or mirror
 - Dithering and alpha blending
 - Supports tile mode

■ 3D Graphics Engine for Map Navigation

- Consists of a transfer engine, a setup engine and a rendering engine
- Supports triangle list and triangle fan primitive types
- World view, projection view and view-port transform
- Supports CW and CCW back-face culling
- Supports scissor box
- Line anti-aliasing
- Supports flat shading and smooth shading
- Supports 1 texture
- Supports MipMap texturing with the maximum level 9
- Supports texture formats RGBA5551,
 RGBA4444, RGB565, LA88, L8 and A8
- Supports 4-bit, 8-bit palletized texture with formats RGBA5551, RGBA 4444, RGB565
- Supports alpha blending and alpha test
- Supports logical pixel operation
- Real Time Clock
 - Works with 32.768 KHz crystal
 - Alarm interrupt or wakeup
 - Tick time interrupt (millisecond)
 - · Built-in regulator
- JPEG Decoder
 - Supports resolution up to 16K x 16K pixels
 - Supports multiple color formats and grayscale
 - High speed decoder with downscaling
 - · Integrated ROI, rotate and mirror



Audio Interface

- I2S/PCM digital audio/voice input and output interface
- Built-in earphone driver
- · Built-in classD amplifier for speaker
- · Earphone plug-in detection
- · Analog audio stereo line out

High-Quality Scaling Engine and Video Interface

- · Supports pre-scaling down filter
- Support 2/4-line vertical scaling for different use cases
- Share the line buffer in 2/4 line mode
- Support 1:1 scaling and bypass mode
- Supports digital panels up to 1024x768
- Support 422/444 format
- Supports 8-bit TTL panel output
- Supports 6-bit TTL panel with DTCON output
- Supports Intel-80/Motorola-68 format panel
- Support TTL RGB 565 dither function
- Support CCIR656 input

Proprietary MPIF High Speed Interface

- Compatible with SPI (3-wire or 4-wire)
- DMA for large amount of data transfer
- Supports flow control with hardware CRC/checksum mechanism

Flash Card and NAND Interface

- Compatible with SDIO spec. 1.10, data bus 1/4 bit mode.
- Compatible with SD spec. 2.0, data bus 1/4 bit mode.
- Compatible with MMC spec. 4.3, data bus 1/4/8 bit mode. But no boot mode.
- Compatible with MS spec. 1.3, data bus 1 bit mode

- Compatible with MSPro spec. 1.0, data bus 1/4 bit mode
- Supports i-NAND (support eSD mode, 8bits eMMC mode)
- Support Movi-NAND
- Supports SLC/MLC NAND Flash (8-bit interface, and 32-bit ECC)

USB Interface

- USB2.0 compliant integrated transceiver
- · Built-in USB device controller
- Supports EHCI USB2.0 host mode
- Supports device mode

DRAM Memory

- Supports Mobile DDR-16 400 MHz
- Support DDR2-16 800 MHz
- Support DDR3-8 1.6 GHz
- Supports memory size up to 512MB

Peripherals

- Up to 20 dedicated GPIOs for system control
- Up to 6 PWMs shared with GPIO
- Up to 3 UARTs, 1 UART has flow control
- Three 16-bit Timers
- Watchdog Timer
- SPI (CSx2) master, to support NOR flash ISP
- One I2C Master
- Built-in keypad SAR and touch panel ADC

Operating Voltage Range

Core: 1.1 ~ 1.32V

• I/O: 2.7 ~ 3.6V

DRAM: 1.8/1.5V


• Power Consumption: TBD

Package

12 x 12 (mm) 293-ball LFBGA

Note: Some features are available as options

BLOCK DIAGRAM




SYSTEM APPLICATION

A typical utilization of the MSB2521 application processor is demonstrated in the following block diagram. The complete system includes a GPS RF receiver, an LCD module (LCM) with touch panel, a NAND flash, an SD/MMC card, a Bluetooth chip and an audio codec. External crystal of 32 kHz frequency is used to drive the Real Time Clock (RTC), which can keep time scale when the main power is off. The MSB2521 storage media interface supports the most popular storage cards on market, including SD/T-Flash and MMC. It also supports NAND-type flash and SPI serial flash interface. Moreover, other peripherals like UARTs and GPIOs are supported to realize applications with maximal flexibility.

There is only one battery power supply line entering the chip in the whole system:

• Battery supplies main power to MSB2521, and then MSB2521 would supply miscellaneous power to other peripherals. It is unnecessary to include other external power manager chips.



1/5/2011 Doc. No.: 2011010027



GENERAL DESCRIPTION

The MSB2521 PND application processor is a highly integrated SoC which incorporates a high-performance 32-bit RISC processor core, an high-integrated power management unit, an high-efficiency GPS baseband, an enhanced 32-bit coprocessor for GPS, an mobile-DDR/DDR2/DD3 DRAM controller, a 2D and 3D graphic accelerator for map navigation, an hardware JPEG decoder, an high quality scaling engine with display and other peripheral interfaces. The MSB2521 processor is controlled by highly flexible, adaptive signal-processing and navigation firmware, which is optimized for execution on the low-power ARM9 microprocessor and ideal for cost/power sensitive consumer applications.

The MSB2521 supports I-80 for low cost requirement or 6/8-bit TTL for high quality request. To optimize the BOM cost, the MSB2521 integrates as many components as possible into a single chip. It also integrates all the possible storage devices such as card reader, NAND flash and USB. The embedded OSD and graphics engine (GE) support fantastic display effect. The hardware JPEG engine allows the pictures to be displayed smoothly and fast.



PIN DIAGRAM (MSB2521)

			. (D 232.								
	1	2	3	4	5	6	7	8	9	10	11	12
A	R1	R0		DDR2_C KZ	DDR2_C K		DDR2_D 7	DDR2_D 13		DDR2_U DQSZ	DDR2_U DQS	
В	R2	VSS_CO RE	DDR2_A 11	DDR2_C KE	DDR2_D 5	DDR2_D 2	DDR2_D 0	DDR2_D 10	DDR2_D 8	DDR2_D 15	DDR2_L DQSZ	DDR2_L DQS
С	R3	R4				DDR2_A 8	DDR2_A 0				VSS_CO RE	
D		R5										
E	R7	R6	UART_R X0			DDR2_A 13		DDR2_A 2	DDR2_R ASZ	VSS_CO RE	VDD_DD R	VSS_CO RE
F	G0	G1			UART_T X0	VSS_CO RE	DDR2_A 4	DDR2_A 6	DDR2_C ASZ	0	VSS_CO RE	
G		G2			UART_R X1	UART_T X1						
н	G4	G3			UART_R X2	UART_T X2		VDD_LC M	VDD_AP LL	VDD_ME M_2	VDD_ME M_2	VDD_ME M_1
J	G5	G6			UART_C TS2	UART_R TS2		VDD_CO RE	7			
К		G7			MIIC_SC L	MIIC_SD A		VDD_VP ER4		VSS_CO RE	VSS_CO RE	VSS_CO RE
L	B1	В0			CCIR_D1	CCIR_D0		AVDD_V SYS_1		VSS_CO RE		VSS_CO RE
М	B2	В3			CCIR_D3	CCIR_D2		VDD_VP ER1		VSS_CO RE	VSS_CO RE	
N		B4		. 8	CCIR_D5	CCIR_D4		PIF_CS1 Z		VSS_CO RE		VSS_CO RE
Р	В6	B5			CCIR_D7	CCIR_D6		PIF_CS0 Z		VFSOUR CE	VSS_CO RE	VSS_CO RE
R	В7	LDISP			CCIR_CL K			PIF_D0				
Т		LCK			IIS_TRX _BCK	IIS_TRX _WS		VDD_CO RE	PIF_D1	PIF_D2	PIF_D3	PIF_CLK
U	LVSYNC	LHSYNC	6		IIS_TRX _OUT	IIS_TRX _IN						
٧	LDE	VSS_CO RE			SAR_KE Y1		MS_INS	GPIO_G 01				NC
W	X1	Y1		(O)	SAR_KE Y0	SD_CDZ	GPIO_G 00	GPIO_G 02	GPIO_G 03	GPIO_G 04	GPIO_G 05	GPIO_G 06
Υ	<	X2										
A A	VSS_MP LL	Y2										
A B	XOUT	VSS_AU X	VSS_CO RE	VSS_CO RE	VBUS	USB_CID	VDD_US B	VSS_XTA L	VSS_PM	VADA_D IV	AVDD_V CS	ISENSE
A C	XIN	VSS_CO RE	DP	DM			VSS_CO RE	RTC_XO UT	RTC_XIN	VSS_CO RE	GATEDR V	
	1	2	3	4	5	6	7	8	9	10	11	12

Doc. No.: 2011010027

13	14	15	16	17	18	19	20	21	22	23	
DDR2_UD M	DDR2_D1		DDR2_D6	DDR2_D1		DDR2_A7	DDR2_A1		GPIO_G1	GPIO_G1	A
DDR2_LD M	DDR2_D9	DDR2_D1	DDR2_D1	DDR2_D3	DDR2_D4	DDR2_A1	DDR2_A3	VSS_COR E	GPIO_G1	GPIO_G1	В
	DDR2_A5			DDR2_W EZ					F_DA6	F_DA7	С
									F_DA5		D
DDR3_A1 5		DDR2_A1 4	DDR2_BA 0			AFE_MAG			F_DA4	F_DA3	E
DDR2_A1	DDR2_A9	DDR2_BA 1	DDR2_BA 2	DDR2_O DT	VSS_COR E	AFE_SGN			F_DA1	F_DA2	F
					RFSPI_CL K	AFE_CLK			F_DA0		G
VSS_COR E	AVDD_VS YS_3	VDD_VPE R3	VDD_COR E			RFSPI_D O		7	F_RBZ	F_REZ	н
			VDD_FLA SH		RFSPI_CS Z	GPIO_G1 6			F_CE1Z	F_CEZ	J
VSS_COR E	ARM_TES T		GPIO_G1 7		GPIO_G1 5	GPIO_G1			F_CLE		K
	VSS_COR E		32KHz_O UT		GPIO_G1	GPIO_G2 0			F_ALE	F_WEZ	L
VSS_COR E	VSS_COR E		NC		GPIO_G2 1	SPI_DI			SD_D1	F_WPZ	М
	VSS_COR E		VDD_VPE R2		NC	SPI_DO			SD_D0		N
VSS_COR E	PM_TEST		AVDD_VS YS_2		SPI_CK	NC			SD_CLK	SD_CMD	P
			NC	16	SPI_CS1Z	SPI_CS0Z			SD_D2	SD_D3	R
PIF_BUSY	ON/OFF	CHRGLED	VDD_COR E		VSS_COR E	VDD_AUD IO			SD_WPZ		Т
					LINEIN1_ P	LINEIN2_ P			SPKOP	SPKON	U
RESETZ	GPIO_G0 8	NC	VSS_AUD IO	LINEIN1_ N		LINEIN2_ N			VSS_CLD	AVDD_VB AT_CLD	v
GPIO_G0 7	VSS_COR E	AUXC0	VDD_VAB B	EAR_DET	EAR_OUT _R	EAR_OUT _L			VCLAMP_ CLD	AVDD_VB AT_BK2	w
									VDD_VL		Y
										VBK2FB	A A
AVDD_VB ATSENSE	SW_CHR G	VSS_BST	VDIM	BSTFB	VSS_COR E	VDD_VPM	VCLAMP_ BK1	VSS_COR E	VCLAMP_ BK2	VSS_BK2	A B
AVDD_VS YS	AVDD_BS T	BST_GAT E	AVDD_VB AT	BSTOVP	BST_ISEN SE	VBK1FB	VSS_BK1	SW_VBK1	AVDD_VB AT_BK1	SW_VBK2	A C
13	14	15	16	17	18	19	20	21	22	23	

PIN DESCRIPTION

NAND (SDIO) Interface

Pin Name	Pin Type	Function	Pin
F_ALE	Output	NAND Flash Address Latch Enable	L22
F_CEZ	Output	NAND Flash Chip 0 Enable (active low)	J23
F_CE1Z	Output	NAND Flash Chip 1 Enable (active low)	J22
F_CLE	Output	NAND Flash Command Latch Enable	K22
F_DA[7:0]	Input/Output	NAND Flash Data Bus	C23, C22, D22,
		•	E22, E23, F23,
			F22, G22
F_RBZ	Input	NAND Flash Status (high: ready, low: busy)	H22
F_REZ	Output	NAND Flash Read Enable (active low)	H23
F_WEZ	Output	NAND Flash Write Enable (active low)	L23
F_WPZ	Output	NAND Flash Write Protect (active low)	M23

TTL Interface

Pin Name	Pin Type	Function	Pin
R[7:0]	Output	TTL Panel Red Data Bus	E1, E2, D2, C2, C1, B1, A1, A2
G[7:0]	Output	TTL Panel Green Data Bus	K2, J2, J1, H1, H2, G2, F2, F1
B[7:0]	Output	TTL Panel Blue Data Bus	R1, P1, P2, N2, M2, M1, L1, L2
LCK	Output	TTL Panel Clock	T2
LDISP	Input/Output	TTL Panel Display ON/OFF	R2
LHSYNC	Output	TTL Panel Horizontal Synchronization	U2
LVSYNC	Output	TTL Panel Vertical Synchronization	U1
LDE	Output	TTL Panel Data Enable	V1

1/5/2011

UART(x3) Interface

Pin Name	Pin Type	Function	Pin
UART_RX0	Input	UART_0 Receiver	E3
UART_TX0	Output	UART_0 Transmitter	F5
UART_RX1	Input	UART_1 Receiver	G5
UART_TX1	Output	UART_1 Transmitter	G6
UART_RX2	Input	UART_2 Receiver	H5
UART_TX2	Output	UART_2 Transmitter	H6
UART_CTS2	Output	UART_2 Clear to Set	J5
UART_RTS2	Output	UART_2 Request to Set	J6

I2C Master Interface

Pin Name	Pin Type	Function	Pin
MIIC_SDA	Input/Output	Master I2C Serial Data	K6
MIIC_SCL	Output	Master I2C Serial Clock	K5

I2S / PCM Interface

Pin Name	Pin Type	Function	Pin
IIS_TRX_BCK	Input/Output	I2S Master Bit Clock	T5
IIS_TRX_WS	Input/Output	I2S Master Word Select	T6
IIS_TRX_IN	Input	I2S Data In	U6
IIS_TRX_OUT	Output	I2S Data Out	U5

SPI / HS-SPI (NOR) Interface

Pin Name	Pin Type	Function	Pin
SPI_CK	Output	SPI Serial Clock	P18
SPI_DI	Output	SPI Serial Data To Device	M19
SPI_DO	Input	SPI Serial Data From Device	N19
SPI_CS0Z	Output	SPI Chip 0 Select (active low)	R19
SPI_CS1Z	Output	SPI Chip 1 Select (active low)	R18

SD/MMC/MS Interface

Pin Name	Pin Type	Function	Pin
MS_INS	Input	MS Card Detect	V7
SD_CDZ	Input	SD Card Detect	W6
SD_CLK	Output	SD Card Clock	P22
SD_CMD	Input/Output	SD Card Command	P23
SD_D[3:0]	Input/Output	SD Card Data Bus	R23, R22, M22,
			N22
SD_WPZ	Output	SD Card Write Protect	T22

MPIF / SSP Interface

Pin Name	Pin Type	Function	Pin
PIF_BUSY	Input	MPIF Flow Control / SPI Data In	T13
PIF_CLK	Output	MPIF/SPI Bus Clock	T12
PIF_CS0Z	Output	MPIF/SPI Slave 0 Chip Select	P8
PIF_CS1Z	Output	MPIF/SPI Slave 1 Chip Select	N8
PIF_D[3:0]	Input/Output	MPIF Data Bus / SPI Data Out	T11-T9, R8

GPIO Interface

Pin Name	Pin Type	Function	Pin
GPIO_G[8:0]	Input/Output	General Purpose Input/Output (external interrupt)	V14, W13-W8, V8, W7
GPIO_G[21:11]	Input/Output	General Purpose Input/Output	M18, L19, L18, K19, K16, J19,
XO			K18, B23, A23, B22, A22

Video Input Interface

Pin Name	Pin Type	Function	Pin
CCIR_CLK	Input	CCIR Clock	R5
CCIR_D[7:0]	Input		P5, P6, N5, N6, M5, M6, L5, L6

GPS Interface

Pin Name	Pin Type	Function	Pin
AFE_CLK	Input	GPS Clock	G19
AFE_MAG	Input	GPS Magnitude	E19
AFE_SGN	Input	GPS Sign	F19
RFSPI_CLK	Output	RF SPI Clock	G18
RFSPI_CSZ	Output	RF SPI Chip Select (active low)	J18
RFSPI_DO	Output	RF SPI Data	H19

Keypad (ADC) Interface

Pin Name	Pin Type	Function	Pin
SAR_KEY0	Input	Keypad 0 ADC (wakeup key)	W5
SAR_KEY1	Input	Keypad 1 ADC	V5

Touch Panel Interface

Pin Name	Pin Type	Function	Pin
X1	Input	Touch Panel X1	W1
Y1	Input	Touch Panel Y1	W2
X2	Input	Touch Panel X2	Y2
Y2	Input	Touch Panel Y2	AA2

USB 2.0 Host/Device Interface

Pin Name	Pin Type	Function	
VBUS	Input USB VBUS Power		AB5
DM	Input/Output USB Inverting Data		AC4
DP	Input/Output	USB Non-inverting Data	AC3
USB_CID	Input	USB OTG ID (high slave mode, low host mode)	AB6

Audio Interface

Pin Name	Pin Type	Function	Pin
EAR_OUT_L	Output	Earphone Left Channel	W19
EAR_OUT_R	Output	Earphone Right Channel	W18
EAR_DET	Input	Earphone Detect (active high)	W17
SPKOP	Output	Speaker Positive Output	U22
SPKON	Output	Speaker Negative Output	U23
LINEIN1_N	Input	Audio Line 1 Negative Input	V17
LINEIN1_P	Input	Audio Line 1 Positive Input	U18
LINEIN2_N	Input	Audio Line 2 Negative Input	V19
LINEIN2_P	Input	Audio Line 3 Positive Input	U19

DDR Interface

Doc. No.: 2011010027

Pin Name	Pin Type	Function	Pin
DDR2_A [14:0]	Output	DRAM Memory Address	E15, E6, A20, B3, B19, F14, C6, A19, F8, C14, F7, B20, E8, F13, C7
DDR2_D [15:0]	Input/Output	DRAM Memory Data Bus	B10, A14, A8, B15, B16, B8, B14, B9, A7, A16, B5, B18, B17, B6, A17, B7
DDR2_BA [2:0]	Output	DRAM Memory Bank Address	F16, F15, E16
DDR2_CASZ	Output	DRAM Memory Column Address Strobe (active low)	F9
DDR2_CK	Output	DRAM Memory Positive Differential Clock	A5
DDR2_CKE	Output	DRAM Memory Clock Enable	B4
DDR2_CKZ	Output	DRAM Memory Negative Differential Clock	A4
DDR2_LDM	Output	DRAM Memory Left Data Mask for Low Byte (active high)	B13
DDR2_LDQS	Output	DRAM Memory Left Data Strobe	B12
DDR2_LDQSZ	Output	DRAM Memory Left Data Strobe Inverse	B11
DDR2_ODT	Output	DRAM Memory On-Die Termination	F17
DDR2_RASZ	Output	DRAM Memory Row Address Strobe (active low)	E9
DDR2_UDM	Output	DRAM Memory Upper Data Mask for Low Byte (active high)	A13
DDR2_UDQS	Output	DRAM Memory Upper Data Strobe	A11
DDR2_UDQSZ	Output	DRAM Memory Upper Data Strobe Inverse	A10
DDR2_WEZ	Output	DRAM Memory Write Enable (active low)	C17
DDR3_A15	Output	DRAM Memory Address (only for ddr3)	E13



Ooc. No.: 2011010027

System Interface

Pin Name	Pin Type	Function	Pin
ARM_TEST	Input	Chip Test Pin	K14
ON/OFF	Input	Chip ON/OFF (active low)	T14
PM_TEST	Input	Chip Test Enable (active high)	P14
RESETZ	Input	Chip Reset (active low)	V13
VFSOURCE	Input	Efuse Programming Voltage	P10
XIN	Input	24MHz Crystal Input	AC1
XOUT	Input/Output	24MHz Crystal Output 16.369MHz TCXO Input	AB1
RTC_XIN	Input	32KHz Crystal Input	AC9
RTC_XOUT	Output	32KHz Crystal Output	AC8
32KHz_OUT	Output	32KHz Clock output	L16

Power Management Interface

Pin Name	Pin Type	Function	Pin
AUXC0	Input	Auxiliary ADC Input	W15
BST_GATE	Output	Boost NMOS Gate Control	AC15
BSTFB	Input	Boost Voltage Feedback	AB17
BST_ISENSE	Input	Boost Current Sense	AC18
BSTOVP	Input	Boost Voltage Sense for Over Voltage Detection	AC17
CHRGLED	Output	Charging LED Driver	T15
GATEDRV 🗼	Output	Charging Current/Voltage Control	AC11
ISENSE	Input	Charging Current Sense	AB12
SW_CHRG	Output	Charging PMOS Gate Control (from VSYS to VBAT)	AB14
SW_VBK1	Output	BUCK1 Switching Output	AC21
SW_VBK2	Output	BUCK2 Switching Output	AC23
VADA_DIV	Input	Charger Voltage Divider for Over Voltage Detection	AB10
VBK1FB	Input	BUCK1 Voltage Feedback	AC19
VDIM	Input	Boost Voltage Dimming Control	AB16



Power Pins

Pin Name	Pin Type	Function	Pin
AVDD_VBATSENSE	4.2V Power (V _{VBAT})	Power Supply	AB13
AVDD_VBAT	4.2V Power (V _{VSYS})	Power Supply	AC16
AVDD_VBAT_BK1	4.2V Power (V _{VSYS})	Power Supply	AC22
AVDD_VBAT_BK2	4.2V Power (V _{VSYS})	Power Supply	W23
AVDD_VBAT_CLD	4.2V Power (V _{VSYS})	Power Supply	V23
AVDD_VSYS	4.2V Power (V _{VSYS})	Power Supply	AC13
AVDD_VSYS_1	4.2V Power (V _{VSYS})	Power Supply	L8
AVDD_VSYS_2	4.2V Power (V _{VSYS})	Power Supply	P16
AVDD_VSYS_3	4.2V Power (V _{VSYS})	Power Supply	H14
AVDD_VCS	3.2V Power	Analog Power	AB11
AVDD_BST	3.2V Power	Analog Power	AC14
VBK2FB	Input/Output	BUCK2 Voltage Feedback & VMEM LDO Output	AA23
VCLAMP_BK1	3.2V Power	BUCK1 Clamp Voltage	AB20
VCLAMP_BK2	3.2V Power	BUCK2 Clamp Voltage	AB22
VCLAMP_CLD	3.2V Power	CLASSD Clamp Voltage	W22
VDD_AUDIO	3.2V Power	Audio Analog Power	T19
VDD_FLASH	3.2V Power	Flash Pad Power	J16
VDD_LCM	3.2V Power	LCM Pad Power	H8
VDD_USB	3.2V Power	MPLL/LPLL/USB Analog Power	AB7
VDD_VABB	3.2V Power	Analog Power	W16
VDD_VPER4	3.2V Power	Wi-Fi PA Power	K8
VDD_VPER3	2.9V Power	GPS RF Pad Power	H15
VDD_VPER2	2.9V Power	SD Card Pad Power	N16
VDD_VPER1	2.9V Power	UART/I ² C/I ² S/CCIR/MPIF Pad Power	M8
VDD_MEM_1	1.8V Power	DDR Analog Power	H12
VDD_MEM_2	1.8v Power	DDR Analog Power	H10, H11
VDD_VPM	1.2V Power	PM Digital Power	AB19
VDD_CORE	1.2V Power	Digital Power	H16, J8, T8, T16
VDD_DDR	1.2V Power	Digital Power	E11
VDD_VL	Power	Analog Power, VDD_VL=VSYS-VABB	Y22

Pin Name	Pin Type	Function	Pin
VSS_CORE	Ground	Ground	B2, B21, C11, E10, E12, F6, F11, F18, H13, K10-K13, L10, L12, L14, M10.M11, M13, M14, N10, N12, N14, P11-13, T18, V2, W14, AB3, AB4, AB18, AB21, AC2, AC7, AC10
VSS_AUDIO	Ground	Ground	V16
VSS_MPLL	Ground	Ground	AA1
VSS_PM	Ground	Ground	AB9
VSS_AUX	Ground	Ground	AB2
VSS_BK1	Ground	Ground	AC20
VSS_BK2	Ground	Ground	AB23
VSS_BST	Ground	Ground	AB15
VSS_XTAL	Ground	Ground	AB8
VSS CLD	Ground	Ground	V22

No Connects

Pin Name	Pin Type	Function	Pin	
NC		No connect	M16, N18, P19, R16, V12, V15	

ELECTRICAL SPECIFICATIONS

Interface Characteristics

Parameter		Symbol	Min.	Тур.	Max.	Unit
DIGITAL INPUTS						
Input Voltage, High		V_{IH}	2.5			V
Input Voltage, Low		V_{IL}			0.8	V
Input Current, High		${ m I}_{ m IH}$			-1.0	uA
Input Current, Low		${ m I}_{ m IL}$			1.0	uA
Input Capacitance				5		pF
DIGITAL OUTPUTS						
Output Voltage, High		V_{OH}	VDDP-0.1Note			V
Output Voltage, Low		V_{OL}			0.1	V
AUX ADC Input			0		V_{VDD_32}	V
Keypad ADC Input			0		V_{VDD_32}	V
AUDIO OUTPUTS						
Line-Out	•	70		2.0		Vp-p
Earphone Pre-Amp				2.0		Vp-p
Speaker			·		7.5	Vp-p

Note: VDDP can be V_{VDD_32}, V_{VDD_29}, V_{VDD_18}, V_{VDD_15}

Recommended Operating Power Conditions

Parameter	Symbol	Min	Тур.	Max.	Unit
System Supply Voltage	V _{VSYS}		3.6		V
Battery Supply Voltage	V_{VBAT}		3.6		V
3.2V Supply Voltage	V _{VDD_32}		3.2		V
2.9V Supply Voltage (Peripheral)	V_{VDD_29}		2.9		V
1.8V Supply Voltage (DDR I/II)	V_{VDD_18}		1.8		V
1.5V Supply Voltage (DDR III)	V_{VDD_15}		1.5		V
1.2V Supply Voltage (Core)	V_{VDD_12}		1.2		V

Absolute Maximum Ratings

Doc. No.: 2011010027


Parameter	Symbol	Min	Тур.	Max.	Unit
System Supply Voltage	V _{VSYS}			4.2	V
Battery Supply Voltage	V_{VBAT}			4.2	V
Ambient Operation Temperature	T _A	-40		85	°C
Storage Temperature	T _{STG}	-40		150	°C
Junction Temperature	Tյ			150	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of device. Exposure to absolute maximum ratings for extended periods may affect device reliability.

ORDERING GUIDE

Part Number	Temperature	Package	Package
	Range	Description	Option
MSB2521	-40°C to +85°C	LFBGA	293-ball

MARKING INFORMATION



DISCLAIMER

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.




Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MSB2521 comes with ESD protection circuitry, however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.

REVISION HISTORY

Document	Description	Date
MSB2521_ds_v01	Initial release	Jan 2011

- 17 -1/5/2011 Doc. No.: 2011010027

MECHANICAL DIMENSIONS



1		000	0	0 0	_	0 0				/	0	00	0				0	0	A B C	1	
		000			00							000				C	0		E F		Symb
		0		(0 0		C			ک	0			0	0		0	d l	G		A
		00		(00	00)		0)	0	0		0	_	J		A1 A2
-	↓ e	0 0		(0 0	C)	0	9 () O	0	C))	0			0	0	L		c D
E1 -	1	00			0 0			00		• •	0						0	_	— М N		Е
		00			000			0	0 (0	0			0	0		0	0	R R		D1 E1
3		00			000	C	0		0 (0	0 0)	0	0		0		U		е
		00			00	00	_	- /			O	_	0 0		0		_	0	w v		
		0						7			_			_	_		0	-	Y AA		
\downarrow		000														00	o o	ō	АВ		
S			3		-		T	_		_	_						- Ψ	T			
		. 4				→	e	—	_											B (2	293X)
									<u>—</u> Ľ)1—								▶			

Complete		IIIIImete	er .	Inch				
Symbol	Min.	Nom. Max.		Min.	Nom.	Max.		
Α	-	-	1.25	-	-	0.049		
A1	0.17	0.22	0.27	0.007	0.009	0.011		
A2	0.84	0.91	0.98	0.033	0.036	0.039		
С	0.22	0.26	0.30	0.009	0.010	0.012		
D	11.90	12.00	12.10	0.469	0.472	0.476		
Е	11.90	12.00	12.10	0.469	0.472	0.476		
D1	1	11.00	•	•	0.433	-		
E1	1	11.00		1	0.433	-		
е		0.50			0.020	-		



REGISTER DESCRIPTIONS

MPIF Register (Bank = 06)

MPIF Reg	jister (Bank = 06)						
Index (Absolute)	Mnemonic	Bit	Description				
00h	REGOCOO	7:0	Default : 0x00	Access : R/W			
(0C00h)	-	7	Reserved.				
	MPIF_LC1A_IDX[2:0]	6:4	4 MPIF Logical Channel 1a index.				
	MPIF_LC1A_SID[1:0] 3:2 MPIF Logical Channel 1a Slave						
	MPIF_LC1A_RW	1	MPIF Logical Channel 1a	read/write.			
	MPIF_LC1A_VLD	0	MPIF Logical Channel 1a	valid.			
00h	REG0C01	7:0	Default : 0x00	Access : RO, WO			
(0C01h)	STS_MPIF_LC1A_DATA[7:0]	7:0	MPIF Logical Channel 1a	data.			
	MPIF_LC1A_DATA[7:0]	7:0	MPIF Logical Channel 1a	data.			
01h	REG0C04	7:0	Default: 0x00	Access : R/W			
(0C04h)	MPIF_LC2A_RETRX_LIMIT[1:0]	7:6	MPIF re-transmit/receive 0: 0 time. 1: 1 time. 2: 2 times. 3: 3 times.	e count limit.			
	-	5	Reserved.				
	MPIF_LC2A_CHK	4	MPIF Logical Channel 2a	check enable.			
	MPIF_LC2A_SID[1:0]	3:2	MPIF Logical Channel 2a	Slave ID.			
	MPIF_LC2A_RW	1	MPIF Logical Channel 2a	read/write.			
	MPIF_LC2A_VLD	0	MPIF Logical Channel 2a	valid.			
02h	REG0C08	7:0	Default : 0x00	Access : R/W			
(0C08h)	MPIF_LC2A_ADR[7:0]	7:0	MPIF Logical Channel 2a	address.			
02h	REG0C09	7:0	Default : 0x00	Access : R/W			
(0C09h)	MPIF_LC2A_ADR[15:8]	7:0	See description of '0C08	h'.			
03h	REG0C0C	7:0	Default : 0x00	Access : RO, WO			
(0C0Ch)	MPIF_LC2A_DATA[7:0]	7:0	MPIF Logical Channel 2a	data.			
	STS_MPIF_LC2A_DATA[7:0]	F_LC2A_DATA[7:0] 7:0 MPIF Logical Channel 2a data.					
03h	REG0C0D	7:0	Default : 0x00	Access : RO, WO			
(0C0Dh)	MPIF_LC2A_DATA[15:8]	7:0	See description of '0C0Ch'.				
	STS_MPIF_LC2A_DATA[15:8]	7:0	See description of '0C0C	h'.			
04h	REG0C10	7:0	Default : 0x00	Access : R/W			



MPIF Reg	ister (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
(0C10h)	MPIF_LC2B_RETRX_LIMIT[1:0]	7:6	MPIF re-transmit/receive count limit. 0: 0 time. 1: 1 time. 2: 2 times. 3: 3 times.			
	-	5	Reserved.			
	MPIF_LC2B_CHK	4	MPIF Logical Channel 2b	check enable.		
	MPIF_LC2B_SID[1:0]	3:2	MPIF Logical Channel 2b	Slave ID.		
	MPIF_LC2B_RW	1	MPIF Logical Channel 2b	read/write.		
	MPIF_LC2B_VLD	0	MPIF Logical Channel 2b	valid.		
05h	REG0C14	7:0	Default : 0x00	Access : R/W		
(0C14h)	MPIF_LC2B_ADR[7:0]	7:0	MPIF Logical Channel 2b	address.		
05h	REG0C15	7:0	Default: 0x00	Access : R/W		
(0C15h)	MPIF_LC2B_ADR[15:8]	7:0	See description of '0C14h	ո'.		
06h	REGOC18	7:0	Default: 0x00	Access : RO, WO		
(0C18h)	STS_MPIF_LC2B_DATA[7:0]	7:0	MPIF Logical Channel 2b	data.		
	MPIF_LC2B_DATA[7:0]	7:0	MPIF Logical Channel 2b	data.		
06h	REGOC19	7:0	Default : 0x00	Access : RO, WO		
(0C19h)	STS_MPIF_LC2B_DATA[15:8]	7:0	See description of '0C18	n'.		
	MPIF_LC2B_DATA[15:8]	7:0	See description of '0C18h	n'.		
07h	REGOC1C	7:0	Default: 0x00	Access : R/W		
(0C1Ch)	MPIF_LC3A_RETRX_LIMIT[1:0]	7:6	MPIF re-transmit/receive count limit. 0: 0 time. 1: 1 time. 2: 2 times. 3: 3 times.			
60	MPIF_LC3A_RETRX	5	MPIF Logical Channel 3a indicator.	re-transmit/receive packet		
	MPIF_LC3A_CHK	4	MPIF Logical Channel 3a	check enable.		
	MPIF_LC3A_SID[1:0]	3:2	MPIF Logical Channel 3a	Slave ID.		
	MPIF_LC3A_RW	1	MPIF Logical Channel 3a	read/write.		
	valid.					
07h	REGOC1D	7:0	Default : 0x40	Access : R/W		
(0C1Dh)	MPIF_LC3A_WCNT[3:0]	7:4	MPIF Logical Channel 3a	max wait number.		



MPIF Reg	ister (Bank = 06)			
Index (Absolute)	Mnemonic	Bit	Description	
	MPIF_LC3A_RX_NWMIU	3	MPIF Logical Channel 3a	not wait miu done.
	MPIF_LC3A_FMODE	2	MPIF Logical Channel 3a	fast read/write mode.
	MPIF_LC3A_MIUSEL	1	MPIF Logical Channel 3a 0: MIU (SRAM). 1: EMI (SDRAM).	MIU path selection.
	MPIF_LC3A_SRC	0	MPIF Logical Channel 3a 0: To/from RIU. 1: To/from MIU.	source/destination selection.
08h	REG0C20	7:0	Default : 0x00	Access : R/W
(0C20h)	MPIF_LC3A_PKTLEN[7:0]	7:0	MPIF Logical Channel 3a	packet total length.
08h	REG0C21	7:0	Default : 0x00	Access : R/W
(0C21h)	MPIF_LC3A_PKTLEN[15:8]	7:0	See description of '0C20h	ı'.
09h	REG0C24	7:0	Default: 0x00	Access : RO, WO
(0C24h)	STS_MPIF_LC3A_DATA[7:0]	7:0	MPIF Logical Channel 3a	data.
	MPIF_LC3A_DATA[7:0]	7:0	MPIF Logical Channel 3a	data.
09h	REG0C25	7:0	Default: 0x00	Access : RO, WO
(0C25h)	STS_MPIF_LC3A_DATA[15:8]	7:0	See description of '0C24h	۱'.
			6 1 1 1 6 10 00 41	al .
	MPIF_LC3A_DATA[15:8]	7:0	See description of '0C24h	1.
0Ah	MPIF_LC3A_DATA[15:8] REG0C28	7:0 7:0	Default : 0x00	Access : RO, WO
0Ah (0C28h)				Access : RO, WO
_	REG0C28	7:0	Default : 0x00	Access : RO, WO
_	REGOC28 STS_MPIF_LC3A_DATA[23:16]	7:0 7:0	Default : 0x00 See description of '0C24h	Access : RO, WO
(0C28h)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16]	7:0 7:0 7:0	Default: 0x00 See description of '0C24h See description of '0C24h	Access : RO, WO n'. Access : RO, WO
(0C28h)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29	7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24l See description of '0C24l Default: 0x00	Access: RO, WO n'. Access: RO, WO n'.
(0C28h)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24]	7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00 See description of '0C24h	Access: RO, WO n'. Access: RO, WO n'.
(0C28h) 0Ah (0C29h)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24] MPIF_LC3A_DATA[31:24]	7:0 7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00 See description of '0C24h See description of '0C24h	Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO Access: RO, WO
(0C28h) 0Ah (0C29h) 0Bh	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24] MPIF_LC3A_DATA[31:24] REGOC2C	7:0 7:0 7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00	Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO
(0C28h) 0Ah (0C29h) 0Bh	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24] MPIF_LC3A_DATA[31:24] REGOC2C STS_MPIF_LC3A_DATA[39:32]	7:0 7:0 7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00 See description of '0C24h Default: 0x00	Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO
0Ah (0C29h) 0Bh (0C2Ch)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24] MPIF_LC3A_DATA[31:24] REGOC2C STS_MPIF_LC3A_DATA[39:32] MPIF_LC3A_DATA[39:32]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24l See description of '0C24l Default: 0x00 See description of '0C24l See description of '0C24l Default: 0x00 See description of '0C24l See description of '0C24l See description of '0C24l	Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO
(0C28h) 0Ah (0C29h) 0Bh (0C2Ch)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24] MPIF_LC3A_DATA[31:24] REGOC2C STS_MPIF_LC3A_DATA[39:32] MPIF_LC3A_DATA[39:32] REGOC2D	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24l See description of '0C24l Default: 0x00 See description of '0C24l See description of '0C24l Default: 0x00 See description of '0C24l Default: 0x00 Default: 0x00	Access: RO, WO n'.
(0C28h) 0Ah (0C29h) 0Bh (0C2Ch)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24] MPIF_LC3A_DATA[31:24] REGOC2C STS_MPIF_LC3A_DATA[39:32] MPIF_LC3A_DATA[39:32] REGOC2D STS_MPIF_LC3A_DATA[47:40]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00 See description of '0C24h See description of '0C24h Default: 0x00 See description of '0C24h Default: 0x00 See description of '0C24h	Access: RO, WO n'.
(0C28h) 0Ah (0C29h) 0Bh (0C2Ch) 0Bh (0C2Dh)	REGOC28 STS_MPIF_LC3A_DATA[23:16] MPIF_LC3A_DATA[23:16] REGOC29 STS_MPIF_LC3A_DATA[31:24] MPIF_LC3A_DATA[31:24] REGOC2C STS_MPIF_LC3A_DATA[39:32] MPIF_LC3A_DATA[39:32] REGOC2D STS_MPIF_LC3A_DATA[47:40] MPIF_LC3A_DATA[47:40]	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	Default: 0x00 See description of '0C24l See description of '0C24l Default: 0x00 See description of '0C24l See description of '0C24l Default: 0x00 See description of '0C24l See description of '0C24l See description of '0C24l Default: 0x00 See description of '0C24l See description of '0C24l See description of '0C24l See description of '0C24l	Access: RO, WO n'. Access: RO, WO n'. n'. Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO n'. Access: RO, WO



MPIF Register (Bank = 06) **Index Mnemonic** Bit **Description** (Absolute) 0Ch REG0C31 7:0 Default: 0x00 Access: RO, WO (0C31h) STS MPIF LC3A DATA[63:56] 7:0 See description of '0C24h'. MPIF_LC3A_DATA[63:56] 7:0 See description of '0C24h'. 0Dh REG0C34 7:0 Default: 0x00 Access: RO, WO (0C34h) STS_MPIF_LC3A_DATA[71:64] 7:0 See description of '0C24h'. MPIF_LC3A_DATA[71:64] 7:0 See description of '0C24h'. 0Dh REGOC35 7:0 Default: 0x00 Access: RO, WO (0C35h) STS_MPIF_LC3A_DATA[79:72] 7:0 See description of '0C24h'. MPIF LC3A DATA[79:72] 7:0 See description of '0C24h'. 0Eh REG0C38 7:0 Default: 0x00 Access: RO, WO (0C38h) See description of '0C24h'. STS_MPIF_LC3A_DATA[87:80] 7:0 MPIF_LC3A_DATA[87:80] 7:0 See description of '0C24h'. 0Eh REGOC39 7:0 Default: 0x00 Access: RO, WO (0C39h) STS_MPIF_LC3A_DATA[95:88] 7:0 See description of '0C24h'. MPIF_LC3A_DATA[95:88] 7:0 See description of '0C24h'. 0Fh REG0C3C 7:0 Default: 0x00 Access: RO, WO (0C3Ch) STS_MPIF_LC3A_DATA[103:96] 7:0 See description of '0C24h'. MPIF LC3A DATA[103:96] 7:0 See description of '0C24h'. 0Fh 7:0 Default: 0x00 Access: RO, WO REGOC3D (0C3Dh) STS_MPIF_LC3A_DATA[111:104] 7:0 See description of '0C24h'. 7:0 MPIF LC3A DATA[111:104] See description of '0C24h'. 10h 7:0 Access: RO, WO REGOC40 Default: 0x00 (0C40h) See description of '0C24h'. STS_MPIF_LC3A_DATA[119:112] 7:0 MPIF_LC3A_DATA[119:112] 7:0 See description of '0C24h'. Access: RO, WO 10h REGOC41 7:0 Default: 0x00 (0C41h) STS_MPIF_LC3A_DATA 7:0 See description of '0C24h'. [127:120] 7:0 MPIF_LC3A_DATA[127:120] See description of '0C24h'. 11h REG0C44 Default: 0x00 7:0 Access: R/W (0C44h) 7:0 MPIF Logical Channel 3a data to/from MIU base MPIF LC3A MADR[7:0] address. 11h 7:0 Default: 0x00 Access: R/W REGOC45 (0C45h)7:0 MPIF_LC3A_MADR[15:8] See description of '0C44h'.



Doc. No.: 20110	nductor 1 0027						
MPIF Reg	ister (Bank = 06)						
Index (Absolute)	Mnemonic	Bit	Description				
12h	REG0C48	7:0	Default : 0x00	Access : R/W			
(0C48h)	MPIF_LC3A_MADR[23:16]	7:0	See description of '0C44h'.				
12h	REG0C49	7:0	Default : 0x00	Access : R/W			
(0C49h)	MPIF_LC3A_MADR[31:24]	7:0	See description of '0C44h	n'.			
13h	REG0C4C	7:0	Default: 0x00	Access : R/W			
(0C4Ch)	MPIF_LC3B_RETRX_LIMIT[1:0]	7:6	MPIF re-transmit/receive 0: 0 time. 1: 1 time. 2: 2 times. 3: 3 times.	e count limit.			
	MPIF_LC3B_RETRX	5	MPIF Logical Channel 3b indicator.	re-transmit/receive packet			
	MPIF_LC3B_CHK	4	MPIF Logical Channel 3b check enable.				
	MPIF_LC3B_SID[1:0]	3:2	MPIF Logical Channel 3b	Slave ID.			
	MPIF_LC3B_RW	1	MPIF Logical Channel 3b	read/write.			
	MPIF_LC3B_VLD	0	MPIF Logical Channel 3b	valid.			
13h	REG0C4D	7:0	Default: 0x40	Access : R/W			
(0C4Dh)	MPIF_LC3B_WCNT[3:0]	7:4	MPIF Logical Channel 3b	max wait number.			
	MPIF_LC3B_RX_NWMIU	3	MPIF Logical Channel 3b	not wait miu done.			
	MPIF_LC3B_FMODE	2	MPIF Logical Channel 3b	fast read/write mode.			
	MPIF_LC3B_MIUSEL	0 1	MPIF Logical Channel 3b 0: MIU (SRAM). 1: EMI (SDRAM).	MIU path selection.			
Sico	MPIF_LC3B_SRC	0	MPIF Logical Channel 3b 0: To/from RIU. 1: To/from MIU.	source/destination selection.			
14h	REG0C50	7:0	Default : 0x00	Access : R/W			
(0C50h)	MPIF_LC3B_PKTLEN[7:0]	7:0	MPIF Logical Channel 3b	packet total length.			
14h	REG0C51	7:0	Default : 0x00	Access : R/W			
(0C51h)	MPIF_LC3B_PKTLEN[15:8]	7:0	See description of '0C50l	h'.			
15h	REG0C54	7:0	Default : 0x00	Access : RO, WO			
(0C54h)	STS_MPIF_LC3B_DATA[7:0]	7:0	MPIF Logical Channel 3b SPI data for RIU path.	data/.			
	MPIF_LC3B_DATA[7:0]	7:0	MPIF Logical Channel 3b SPI data for RIU path.	data/.			



Doc. No.: 2011010027						
MPIF Reg	ister (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
15h	REG0C55	7:0	Default : 0x00	Access : RO, WO		
(0C55h)	STS_MPIF_LC3B_DATA[15:8]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[15:8]	7:0	See description of '0C54	h'.		
16h	REG0C58	7:0	Default : 0x00	Access : RO, WO		
(0C58h)	STS_MPIF_LC3B_DATA[23:16]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[23:16]	7:0	See description of '0C54	h'.		
16h	REG0C59	7:0	Default : 0x00	Access : RO, WO		
(0C59h)	STS_MPIF_LC3B_DATA[31:24]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[31:24]	7:0	See description of '0C54	h'.		
17h	REG0C5C	7:0	Default : 0x00	Access : RO, WO		
(0C5Ch)	STS_MPIF_LC3B_DATA[39:32]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[39:32]	7:0	See description of '0C54	h'.		
17h	REG0C5D	7:0	Default: 0x00	Access : RO, WO		
(0C5Dh)	STS_MPIF_LC3B_DATA[47:40]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[47:40]	7:0	See description of '0C54	h'.		
18h	REGOC60	7:0	Default: 0x00	Access : RO, WO		
(0C60h)	STS_MPIF_LC3B_DATA[55:48]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[55:48]	7:0	See description of '0C54	h'.		
18h	REG0C61	7:0	Default : 0x00	Access : RO, WO		
(0C61h)	STS_MPIF_LC3B_DATA[63:56]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[63:56]	7:0	See description of '0C54	h'.		
19h	REG0C64	7:0	Default : 0x00	Access : RO, WO		
(0C64h)	STS_MPIF_LC3B_DATA[71:64]	7:0	See description of '0C54	h'.		
5	MPIF_LC3B_DATA[71:64]	7:0	See description of '0C54	h'.		
19h	REG0C65	7:0	Default : 0x00	Access : RO, WO		
(0C65h)	STS_MPIF_LC3B_DATA[79:72]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[79:72]	7:0	See description of '0C54	h'.		
1Ah	REG0C68	7:0	Default : 0x00	Access: RO, WO		
(0C68h)	STS_MPIF_LC3B_DATA[87:80]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[87:80]	7:0	See description of '0C54	h'.		
1Ah	REG0C69	7:0	Default: 0x00	Access : RO, WO		
(0C69h)	STS_MPIF_LC3B_DATA[95:88]	7:0	See description of '0C54	h'.		
	MPIF_LC3B_DATA[95:88]	7:0	See description of '0C54	h'.		



	oc. No.: 2011010027					
мын кед	ister (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
1Bh	REG0C6C	7:0	Default : 0x00	Access : RO, WO		
(0C6Ch)	STS_MPIF_LC3B_DATA[103:96]	7:0	See description of '0C54h	۱'.		
	MPIF_LC3B_DATA[103:96]	7:0	See description of '0C54h	ı'.		
1Bh	REG0C6D	7:0	Default : 0x00	Access : RO, WO		
(0C6Dh)	STS_MPIF_LC3B_DATA[111:104]	7:0	See description of '0C54h	ı'.		
	MPIF_LC3B_DATA[111:104]	7:0	See description of '0C54h	n'.		
1Ch	REGOC70	7:0	Default: 0x00	Access: RO, WO		
(0C70h)	STS_MPIF_LC3B_DATA[119:112]	7:0	See description of '0C54h	1'.		
	MPIF_LC3B_DATA[119:112]	7:0	See description of '0C54h	ı'.		
1Ch	REGOC71	7:0	Default : 0x00	Access : RO, WO		
(0C71h)	STS_MPIF_LC3B_DATA[127:120]	7:0	See description of '0C54h	ı'.		
	MPIF_LC3B_DATA[127:120]	7:0	See description of '0C54h	ı'.		
1Dh	REG0C74	7:0	Default: 0x00	Access : R/W		
(0C74h)	MPIF_LC3B_MADR[7:0]	7:0	MPIF Logical Channel 3b	data to/from MIU base		
			address.			
1Dh	REG0C75	7:0	Default: 0x00	Access: R/W		
(0C75h)	MPIF_LC3B_MADR[15:8]	7:0	See description of '0C74h	n'.		
1Eh	REG0C78	7:0	Default : 0x00	Access: R/W		
(0C78h)	MPIF_LC3B_MADR[23:16]	7:0	See description of '0C74h	n'.		
1Eh	REG0C79	7:0	Default : 0x00	Access : R/W		
(0C79h)	MPIF_LC3B_MADR[31:24]	7:0	See description of '0C74h	n'.		
1Fh	REG0C7C	7:0	Default : 0x00	Access : R/W		
(0C7Ch)	MPIF_LC4A_RETRX_LIMIT	7:6	MPIF re-transmit/receive	count limit.		
5	[1:0]		0: 0 time.			
			1: 1 time. 2: 2 times.			
			3: 3 times.			
1		5:4				
*	MPIF_LC4A_SID[1:0]	3:2	MPIF Logical Channel 4a	Slave ID.		
	MPIF_LC4A_RW 1 MPIF Logical Channel 4a read/write					
	MPIF_LC4A_VLD	0 MPIF Logical Channel 4a valid.				
1Fh	REG0C7D	7:0	Default : 0x80	Access : R/W		
(0C7Dh)	MPIF_LC4A_WCNT[3:0]	7:4	MPIF Logical Channel 4a	-		



MPIF Reg	MPIF Register (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
	MPIF_LC4A_GRANULAR[1:0]	3:2	MPIF Logical Channel 4a 00: 1x256 bytes. 01: 2x256 bytes. 10: 3x256 bytes. 11: 4x256 bytes.	breakpoint.		
	MPIF_LC4A_MIUSEL	1	MPIF Logical Channel 4a MIU path selection. 0: MIU (SRAM). 1: EMI (SDRAM).			
	MPIF_LC4A_RX_NWMIU	0	MPIF Logical Channel 4a	not wait miu done.		
20h	REG0C80	7:0	Default : 0x00	Access : R/W		
(0C80h)	MPIF_LC4A_STMLEN[7:0]	7:0	MPIF Logical Channel 4a	stream total length (byte unit).		
20h	REG0C81	7:0	Default : 0x00	Access : R/W		
(0C81h)	MPIF_LC4A_STMLEN[15:8]	7:0	See description of '0C80	h'.		
21h	REG0C84	7:0	Default: 0x00	Access : R/W		
(0C84h)	MPIF_LC4A_MADR[7:0]	7:0	MPIF Logical Channel 4a data to/from MIU base address.			
21h	REG0C85	7:0	Default: 0x00	Access : R/W		
(0C85h)	MPIF_LC4A_MADR[15:8]	7:0	See description of '0C84	h'.		
22h	REG0C88	7:0	Default : 0x00	Access : R/W		
(0C88h)	MPIF_LC4A_MADR[23:16]	7:0	See description of '0C84	h'.		
22h	REG0C89	7:0	Default : 0x00	Access : R/W		
(0C89h)	MPIF_LC4A_MADR[31:24]	7:0	See description of '0C84	h'.		
23h	REG0C8C	7:0	Default : 0x00	Access : R/W		
(0C8Ch)		7:3	Reserved.			
5	MPIF_4WSPI_DUPLEX	2	MPIF 4-wire SPI duplex Note: Only valid for read			
	MPIF_4WSPI_RW	1	MPIF 4-wire SPI read/wi	rite.		
60	MPIF_4WSPI_VLD	0	MPIF 4-wire SPI valid.			
24h	REGOC90	7:0	Default : 0x00	Access : R/W		
(0C90h)		7:2	Reserved.			
	MPIF_3WSPI_RW	1	MPIF 3-wire SPI read/wi	rite.		
	MPIF_3WSPI_VLD	0	MPIF 3-wire SPI valid.			
25h	MPIF_3WSPI_VLD REG0C94	7:0	MPIF 3-wire SPI valid. Default: 0x00	Access : R/W		



Semiconductor Doc No : 2011010027					
MPIF Reg	ister (Bank = 06)				
Index (Absolute)	Mnemonic	Bit	Description		
	MPIF_SPI_TL[1:0]	5:4	MPIF SPI leading cycle.		
	MPIF_SPI_CPOL	3	MPIF SPI clock polarity.		
	MPIF_SPI_CPHA	2	MPIF SPI clock phase.		
	MPIF_SPI_SID[1:0]	1:0	MPIF SPI Slave ID.		
25h	REG0C95	7:0	Default : 0x01	Access : R/W	
(0C95h)	-	7	Reserved.	- 1	
	MPIF_SPI_RX_NWMIU	6	MPIF SPI not wait miu d	one.	
	MPIF_SPI_SEP_IO	5	MPIF SPI separate IO mo	ode.	
0: MIU (SRAM).		MPIF SPI MIU path selection of MIU (SRAM). 1: EMI (SDRAM).	tion.		
	MPIF_SPI_SRC 3 MPIF SPI source/destination source/		tion selection.		
	MPIF_SPI_CMD_LEN[2:0]	2:0	MPIF SPI command length. "000" - 0 byte. "001" - 1 byte. "010" - 2 bytes. "011" - 3 bytes. "100" - 4 bytes. "101" - 5 bytes. "110" - 6 bytes. "111" - 7 bytes.		
26h	REG0C98	7:0	Default : 0x00	Access : R/W	
(0C98h)	MPIF_SPI_CMD[7:0]	7:0	MPIF SPI command valu	e.	
26h	REGOC99	7:0	Default : 0x00	Access : R/W	
(0C99h)	MPIF_SPI_CMD[15:8]	7:0	See description of '0C98	n'.	
27h	REG0C9C	7:0	Default : 0x00	Access : R/W	
(0C9Ch)	MPIF_SPI_CMD[23:16]	7:0	See description of '0C98	n'.	
27h	REG0C9D	7:0	Default : 0x00	Access : R/W	
(0C9Dh)	MPIF_SPI_CMD[31:24]	7:0	See description of '0C98	ո'.	
28h	REG0CA0	7:0	Default : 0x00	Access : R/W	
(0CA0h)	MPIF_SPI_DAT_LEN[7:0]	7:0	MPIF SPI data total leng	th (byte unit).	
28h	REG0CA1	7:0	Default: 0x00	Access : R/W	
(0CA1h)	MPIF_SPI_DAT_LEN[15:8]	7:0	See description of '0CA0	h'.	



MPIF Register (Bank = 06) **Mnemonic Index Bit Description** (Absolute) 29h **REGOCA4** 7:0 Default: 0x00 Access: R/W (0CA4h) MPIF SPI MADR[7:0] 7:0 MPIF SPI MIU base address. 29h **REGOCA5** 7:0 Default: 0x00 Access: R/W (0CA5h) MPIF_SPI_MADR[15:8] 7:0 See description of '0CA4h'. 2Ah **REGOCA8** 7:0 Default: 0x00 Access: R/W (0CA8h) MPIF_SPI_MADR[23:16] 7:0 See description of '0CA4h'. 2Ah **REGOCA9** 7:0 Default: 0x00 Access: R/W (0CA9h) MPIF_SPI_MADR[31:24] 7:0 See description of '0CA4h'. 2Bh **REGOCAC** 7:0 Default: 0x00 Access: RO (OCACh) MPIF_LC4A_BUSY 7 MPIF Logical Channel 4a busy flag. MPIF_LC3B_BUSY MPIF Logical Channel 3b busy flag. 6 MPIF Logical Channel 3a busy flag. MPIF_LC3A_BUSY 5 4 MPIF_LC2B_BUSY MPIF Logical Channel 2b busy flag. MPIF_LC2A_BUSY 3 MPIF Logical Channel 2a busy flag. MPIF_LC1A_BUSY 2 MPIF Logical Channel 1a busy flag. MPIF_3WSPI_BUSY 1 MPIF 3-wire SPI busy flag. MPIF_4WSPI_BUSY 0 MPIF 4-wire SPI busy flag. 2Ch REGOCBO . 7:0 Default: 0x00 Access: R/W (0CB0h) MPIF_INT_ENABLE[7:0] 7:0 MPIF Interrupt event enable. [0]: 4-wire SPI trx done. [1]: 3-wire SPI trx done. [2]: Logical Channel 1a trx done. [3]: Logical Channel 2a trx done. [4]: Logical Channel 2b trx done. [5]: Logical Channel 3a trx done. [6]: Logical Channel 3b trx done. [7]: Logical Channel 4a trx done. [8]: Logical Channel 2a trx error. [9]: Logical Channel 2b trx error. [10]: Logical Channel 3a trx error. [11]: Logical Channel 3b trx error. [12]: Logical Channel 4a trx error. [13]: Busy time out. [14]: Slave request. 2Ch Default: 0x00 REGOCB1 7:0 Access: R/W (0CB1h) 7 Reserved.



Index (Absolute)	Mnemonic	Bit	Description	
	MPIF_INT_ENABLE[14:8]	6:0	See description of '0CB0h'.	
2Dh	REG0CB4	7:0	Default : 0x00 Access :	R/W
(0CB4h)	MPIF_LC4A_DONE	7	Logical Channel 4a trx done.	
	MPIF_LC3B_DONE	6	Logical Channel 3b trx done.	
	MPIF_LC3A_DONE	5	Logical Channel 3a trx done.	
	MPIF_LC2B_DONE	4	Logical Channel 2b trx done.	_1
	MPIF_LC2A_DONE	3	Logical Channel 2a trx done.	
	MPIF_LC1A_DONE	2	Logical Channel 1a trx done.	
	MPIF_3WSPI_DONE	1	3-wire SPI trx done.	
	MPIF_4WSPI_DONE	0	4-wire SPI trx done.	
2Dh (0CB5h)	REGOCB5	7:0	Default : 0x00 Access :	RO, R/W
	-	7	Reserved.	
	MPIF_SLAVE_REQ	6	Slave request.	
	MPIF_BUSY_TIMEOUT	5	MPIF busy time out.	
	MPIF_LC4A_ERR	4	Logical Channel 4a trx error.	
	MPIF_LC3B_ERR	3	Logical Channel 3b trx error.	
	MPIF_LC3A_ERR	2	Logical Channel 3a trx error.	
	MPIF_LC2B_ERR	1	Logical Channel 2b trx error.	
	MPIF_LC2A_ERR	0	Logical Channel 2a trx error.	
2Eh	REGOCB8	7:0	Default : 0x00 Access :	R/W
(0CB8h)	MPIF_TIMEOUT[7:0]	7:0	MPIF wait time limit for busy de-ass	sert.
2Eh	REGOCB9	7:0	Default : 0x00 Access : 1	R/W
(0CB9h)	MPIF_TIMEOUT[15:8]	7:0	See description of '0CB8h'.	
2Fh	REGOCBC	7:0	Default : 0x00 Access :	RO
40	ret			



MPIF Reg	ister (Bank = 06)			
Index (Absolute)	Mnemonic	Bit	Description	
(OCBCh)	STS_BUSY_TO[7:0]	7:0	Busy time out status. [4:0]: command id. "00000" - MPIF_1A_R. "00001" - MPIF_1A_W. "00010" - MPIF_2A_R. "00011" - MPIF_2A_W. "00100" - MPIF_2A_WC. "00101" - MPIF_2A_WC. "00110" - MPIF_2B_R. "00111" - MPIF_2B_R. "01000" - MPIF_2B_RC. "01001" - MPIF_3A_R. "01011" - MPIF_3A_R. "01101" - MPIF_3A_R. "01111" - MPIF_3A_WC. "01100" - MPIF_3A_RC. "01110" - MPIF_3B_RC. "01111" - MPIF_3B_RC. "10010" - MPIF_3B_RC. "10010" - MPIF_3B_RC. "10010" - MPIF_3B_RC. "10011" - MPIF_3B_WC. "10011" - MPIF_3B_WC. "10011" - MPIF_3B_WC.	
2Fh	REGOCBD	7:0	Default : 0x00	Access: RO
(0CBDh)	STS_BUSY_TO[15:8]	7:0	See description of '0CBC	
30h	REGOCCO	7:0	Default : 0x01	Access : R/W
(OCCOh)	MPIF_SLV0_DW[1:0]	7:6	Slave 0 data width. 0: 1. 1: 2. 2: 4. 3: 8.	
	MPIF_WAIT_CYCLE[1:0]	5:4	MPIF wait ACK/NAK cycle 0: 0T. 1: 1T. 2: 2T. 3: 3T.	e.



MPIF Reg	1PIF Register (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
	MPIF_TR_CYCLE[1:0]	3:2	MPIF read/write turn around cycle (MSB=h31. [3]). 0: 0T. 1: 1T. 2: 2T. 3: 3T. 4: 4T. 5: 5T. 6: 6T. 7: 7T.			
	MPIF_DYNAMIC_GATE_EN	1	MPIF dynamic clock gating enable.			
	MPIF_SWRSTN	0	MPIF software reset, active low.			
30h	REGOCC1	7:0	Default : 0x00 Access : R/W			
(0CC1h)	MPIF_CMD_DW[1:0]	7:6	Slave 3 data width. 0: 1. 1: 2. 2: 4. 3: 8.			
	MPIF_SLV3_DW[1:0]	5:4	Slave 3 data width. 0: 1. 1: 2. 2: 4. 3: 8.			
.xo	MPIF_SLV2_DW[1:0]	3:2 Slave 2 data width. 0: 1. 1: 2. 2: 4. 3: 8.				
401	MPIF_SLV1_DW[1:0]	1:0	Slave 1 data width. 0: 1. 1: 2. 2: 4. 3: 8.			
31h	REGOCC4	7:0	Default : 0x10 Access : R/W			
(0CC4h)	CLR_LC4X_ERRCNT	7	Clear Logical Channel 4A error counter.			
	CLR_LC3X_ERRCNT	6	Clear Logical Channel 3A/3B error counter.			
	CLR_LC2X_ERRCNT	5	Clear Logical Channel 2A/2B error counter.			
	MPIF_SRAM_CG_EN	4	SRAM dynamic clock gating enable.			



	MPIF Register (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
	MPIF_TR_CYCLE_B2	3	MPIF read/write turn are	ound cycle MSB bit.		
	MPIF_WWTR_CYCLE[2:0]	2:0	MPIF write/write turn ar LC3A/LC3B/LC4A. 0: 0T. 1: 1T. 2: 2T. 3: 3T. 4: 4T. 5: 5T. 6: 6T. 7: 7T.	round cycle for		
31h	REGOCC5	7:0	Default : 0x00	Access : R/W		
(0CC5h)	LC3X_NOCHK_TOG_EN	7	Enable LC3X_NOCHK toggle bit enable.			
	MPIF_EXTRDCMD_CYCLE[2:0]	6:4	MPIF RX command state	e extend cycle.		
	-	3	Reserved.			
	MPIF_MIU_W4WLAST_DONE	2	MPIF_MIU_W4WLAST_0	DONE.		
	MPIF_MIU_PRI1	1	MPIF MIU interface 1 priority.			
	MPIF_MIU_PRIO	0	MPIF MIU interface 0 pr	iority.		
32h	REGOCC8	7:0	Default : 0x40	Access : R/W		
(0CC8h)	CLK_DLY[3:0]	7:4	PIF_CLK delay selection.			
	MPIF_BYPASS_DLY	3	MPIF Bypass delay chain.			
	MPIF_BSY_SYNC_EN	2	MPIF Busy Sync Enable.			
× O	SYNC_8B	1	MPIF RX via Feedback p 0: 4 byte boundary. 1: 8 byte boundary.	eath sync boundary.		
5	RX_FB_ON	0	MPIF RX via Feedback p	ath.		
32h	REGOCC9	7:0	Default : 0x44	Access : R/W		
(0CC9h)	DI0_DLY[3:0]	7:4	PIF_DI0 delay selection.			
X	CSN_DLY[3:0]	3:0	PIF_CSN delay selection	l.		
33h	REGOCCC	7:0	Default : 0x00	Access : R/W		
(0CCCh)	<u> </u>	7:3	Reserved.			
	MPIF_SYNC_LEN[2:0]	2:0	MPIF Sync pattern length. 0: 1 bit 7: 8 bits.			



MPIF Register (Bank = 06)				
MPIF Reg	ister (Bank = 06)	ſ	T	
Index (Absolute)	Mnemonic	Bit	Description	
33h	REGOCCD	7:0	Default : 0x55	Access : R/W
(0CCDh)	MPIF_SYNC_PAT[7:0]	7:0	MPIF Sync pattern, LSB fi	rst.
34h	REGOCDO	7:0	Default : 0x00	Access : RO
(0CD0h)	STS_SPI_UCPLT_TRX_LEN[7:0]	7:0	MPIF SPI transmit/receive	e un-complete data length.
34h	REGOCD1	7:0	Default : 0x00	Access : RO
(0CD1h)	STS_SPI_UCPLT_TRX_LEN[15:8]	7:0	See description of '0CD0h	1.
35h	REGOCD4	7:0	Default : 0x00	Access: R/W
(0CD4h)	-	7:4	Reserved.	
	MPIF_DUMMY_WR_LEN	3	MPIF MIU dummy write le 0: 2. 1: 4.	ength.
	MPIF_DUMMY_WRITE_EN	2	MPIF MIU dummy write enable.	
	MPIF_MIUWR_CLR_OB	1	Clear MIU write out of range status.	
	MPIF_MIU_MASK_WR	0	MPIF MIU write request mask.	
35h	REGOCD5	7:0	Default : 0x00	Access : RO
(0CD5h)	-	7:1	Reserved.	
	STS_MIUWR_OB	0	MPIF MIU write address o	out of range.
36h	REGOCD8	7:0	Default : 0x00	Access : R/W
(0CD8h)	MPIF_MIU_ADR_LB[7:0]	7:0	MPIF MIU write address lo	ower bound.
36h	REGOCD9	7:0	Default : 0x00	Access : R/W
(0CD9h)	MPIF_MIU_ADR_LB[15:8]	7:0	See description of '0CD8h	1.
37h	REGOCDC	7:0	Default : 0x00	Access : R/W
(0CDCh)	MPIF_MIU_ADR_LB[23:16]	7:0	See description of '0CD8h	1.
37h	REGOCDD	7:0	Default : 0x00	Access : R/W
(0CDDh)	MPIF_MIU_ADR_LB[31:24]	7:0	See description of '0CD8h	1.
38h	REGOCEO	7:0	Default : 0xFF	Access : R/W
(OCEOh)	MPIF_MIU_ADR_UB[7:0]	7:0	MPIF MIU write address u	ipper bound.
38h	REGOCE1	7:0	Default : 0xFF	Access : R/W
(0CE1h)	MPIF_MIU_ADR_UB[15:8]	7:0	See description of '0CE0h'	ı •
39h	REGOCE4	7:0	Default : 0xFF	Access : R/W
(0CE4h)	MPIF_MIU_ADR_UB[23:16]	7:0	See description of '0CE0h'	ı •
39h	REGOCE5	7:0	Default : 0xFF	Access : R/W
(0CE5h)	MPIF_MIU_ADR_UB[31:24]	7:0	See description of '0CE0h'	·



	MPIF Register (Bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
3Ah	REGOCE8	7:0	Default : 0x00	Access : R/W		
(0CE8h)	MPIF_D_GPO[3:0]	7:4	MPIF data pins used as 0	GPO value.		
	MPIF_D_GPO_EN[3:0]	3:0	MPIF data pins used as 0	SPO enable.		
3Ah	REGOCE9	7:0	Default: 0x00	Access : R/W		
(0CE9h)	MPIF_CS_GPO[3:0]	7:4	MPIF cs pins used as GP0	O value.		
	MPIF_CS_GPO_EN[3:0]	3:0	MPIF cs pins used as GP0	O enable.		
3Bh	REGOCEC	7:0	Default: 0x00	Access : R/W		
(OCECh)	-	7:6	Reserved.			
	MPIF_THROTTLE_SIZE[1:0]	5:4	MPIF clock throttle bound	undary in data phase.		
			0: 4 bytes boundary.			
			1: 8 bytes boundary. 2: 16 bytes boundary.			
			3: 32 bytes boundary.			
	-	3:2	Reserved.			
	MPIF_THROTTLE_RATE[1:0]	1:0	MPIF clock throttle rate.			
			0: 0 cycle.			
			1: 1 cycle.			
			2: 2 cycles. 3: 3 cycles.			
3Eh	REGOCF8	7:0	Default : 0x00	Access : R/W		
(0CF8h)	MPIF_SPARE[7:0]	7:0	MPIF spare registers.			
3Eh	REGOCF9	7:0	Default : 0x00	Access : R/W		
(0CF9h)	MPIF_SPARE[15:8]	7:0	See description of '0CF8h	ו'.		
3Fh	REG0CFC	7:0	Default : 0xFF	Access : R/W		
(OCFCh)	MPIF_SPARE[23:16]	7:0 See description of '0CF8h'.		ı'.		
3Fh	REG0CFD	7:0	Default : 0xFF	Access : R/W		
(0CFDh)	MPIF_SPARE[31:24]	7:0	See description of '0CF8h'.			
40h ~ 4Dh	XV	7:0	Default: 0x00	Access : RO		
(0D00h~0			Reserved.			
D34h)						



GDMA Register (Bank = 07)

GDMA Re	egister (Bank = 07)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG0E00	7:0	Default: 0x00	Access : R/W
(0E00h)	GDMA_C[7:0]	7:0	GDMA configuration regists BIT [7:6]: Source addression: Fixed. 01: Incremented by one. 10: Reserved. 11: Reserved. BIT [5:4]: Destination add 00: Fixed. 01: Incremented by one. 10: Reserved. 11: Reserved. BIT [2]: Interrupt enable. 0: Disable. 1: Enable. BIT [1]: Reset. 0: Reset. 1: Not Reset. BIT [0]: Enable GDMA. 0: Disable. 1: Enable.	er. ing mode.
00h	REG0E01	7:0	Default : 0x00	Access : R/W
(0E01h)	GDMA_PIU_DS[2:0] GDMA_PIU_SS[2:0]	7:5	PIU destination module selection. 011: R2 IQMEM. Other: Reserved. PIU source module selection.	
5	41-100		000: SPI. Other: Reserved.	
40	GDMA_PATH_SEL[1:0]	1:0	GDMA transfer path selection. 00: MIU> MIU. 01: PIU> MIU. 10: MIU> PIU. 11: PIU> PIU.	
01h	REG0E04	7:0	Default : 0x00	Access : R/W
(0E04h)	GDMA_SA[7:0]	7:0	GDMA source address regi	ister.
01h	REG0E05	7:0	Default : 0x00	Access : R/W
(0E05h)	GDMA_SA[15:8]	7:0	See description of '0E04h'.	



GDMA Re	egister (Bank = 07)			
Index (Absolute)	Mnemonic	Bit	Description	
02h	REG0E08	7:0	Default : 0x00	Access : R/W
(0E08h)	GDMA_SA[23:16]	7:0	See description of '0E04h'.	
02h	REG0E09	7:0	Default : 0x00	Access : R/W
(0E09h)	GDMA_SA[31:24]	7:0	See description of '0E04h'.	
03h	REG0E0C	7:0	Default : 0x00	Access : R/W
(0E0Ch)	GDMA_DA[7:0]	7:0	GDMA destination address r	egister.
03h	REG0E0D	7:0	Default : 0x00	Access : R/W
(0E0Dh)	GDMA_DA[15:8]	7:0	See description of '0E0Ch'.	
04h	REG0E10	7:0	Default : 0x00	Access : R/W
(0E10h)	GDMA_DA[23:16]	7:0	See description of '0E0Ch'.	
04h	REG0E11	7:0	Default : 0x00	Access : R/W
(0E11h)	GDMA_DA[31:24]	7:0	See description of '0E0Ch'.	
05h	REG0E14	7:0	Default : 0x00	Access : R/W
(0E14h)	GDMA_TC[7:0]	7:0	GDMA transfer count register.	
05h	REG0E15	7:0	Default : 0x00	Access : R/W
(0E15h)	GDMA_TC[15:8]	7:0	See description of '0E14h'.	
06h	REG0E18	7:0	Default : 0x00	Access : R/W
(0E18h)	GDMA_TC[23:16]	7:0	See description of '0E14h'.	
07h	REG0E1C	7:0	Default : 0x00	Access : WO
(0E1Ch)	- ()	7:1	Reserved.	
	GDMA_TRIGGER	0	GDMA transfer start.	
08h	REG0E20	7:0	Default : 0x00	Access : RO
(0E20h)	-	7:1	Reserved.	
5	GDMA_TRANSFER_DONE_FLAG	0	Busy status.	
			HW sets to one when transf	·
4.0		Transfer Done or interrupt pending Transfer Busy or interrupt not pending		
09h	REG0E24	7:0	Default : 0x00	Access : WO
(0E24h)	ALGUE24	7: 0 7:1		ACCESS . WU
	GDMA_CLEAR_TRANSFER_DONE	0	Reserved. SW needs to set this bit to clear transfer_done flag or interrupt in order to receive the subsequent DMA transfer_done flag or interrupt.	

ISP Register (Bank = 08)

ISP Regis	ster (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1000	7:0	Default : 0x55	Access : R/W
(1000h)	ISP_PASSWORD[7:0]	7:0	ISP Password 0xAAAA. If password correct, enable Is If password incorrect, disable	
00h	REG1001	7:0	Default : 0x55	Access : R/W
(1001h)	ISP_PASSWORD[15:8]	7:0	See description of '1000h'.	~O*'
01h	REG1004	7:0	Default : 0x00	Access : WO
(1004h)	SPI_COMMAND[7:0]	7:0	SPI command. If write data to this port, ISP	will start operation.
02h	REG1008	7:0	Default : 0x00	Access : R/W
(1008h)	ADDRESS1[7:0]	7:0	SPI address 1, A [7:0].	
02h	REG1009	7:0	Default : 0x00	Access : R/W
(1009h)	ADDERSS2[7:0]	7:0	SPI address 2, A [15:8].	
03h	REG100C	7:0	Default : 0x00	Access : R/W
(100Ch)	OOCh) ADDRESS3[7:0] 7:0 SPI address 3, A		SPI address 3, A [23:16].	
	REG1010	7:0	Default: 0x00	Access : WO
(1010h)	WDATA[7:0]	7:0	SPI write data register.	<u>, </u>
05h	REG1014	7:0	Default : 0x00	Access : RO
(1014h)	RDATA[7:0]	7:0	SPI read data register.	
06h	REG1018	7:0	Default : 0x04	Access : R/W
(1018h)	SPI_CLK_DIV16	7	SPI_CLOCK = MCU_CLOCK/1	6.
* 0	SPI_CLK_DIV8	6	SPI_CLOCK = MCU_CLOCK/8	
6	SPI_CLK_DIV7	5	Reserved.	
	SPI_CLK_DIV6	4	Reserved.	
	SPI_CLK_DIV5	3	Reserved.	
	SPI_CLK_DIV4	2	SPI_CLOCK = MCU_CLOCK/4	•
	SPI_CLK_DIV3	1	Reserved.	
	SPI_CLK_DIV2	0	SPI_CLOCK = MCU_CLOCK/2	T
06h	REG1019	7:0	Default : 0x00	Access : R/W
(1019h)	-	7:3	Reserved.	
	SPI_CLK_DIV128	2	SPI_CLOCK = MCU_CLOCK/1	28.
	SPI_CLK_DIV64	1	SPI_CLOCK = MCU_CLOCK/6	4.



Semicol Doc. No.: 2011					
ISP Regis	ster (Bank = 08)				
Index (Absolute)	Mnemonic	Bit	Description		
	SPI_CLK_DIV32	0	SPI_CLOCK = MCU_CLOCK/3	2.	
07h	REG101C	7:0	Default : 0x00 Access : R/W		
(101Ch)	-	7:3	Reserved.		
	DEVICE_SELECT[2:0]	2:0	Select Device. 000: PMC.MXIC. 001: NextFlash. 010: ST. 011: SST. 100: ATMEL.	CO.1	
08h	REG1020	7:0	Default : 0x00	Access : WO	
(1020h)	-	7:1	Reserved.		
	SPI_CE_CLR	0	SPI chip enable clear.	r II II I CDT II ''	
			this bit is write-then-clear reg 1: For clear. 0: For not clear.	lisable at burst SPI read/write, jister.	
09h	REG1024	7:0	Default : 0x01	Access : R/W	
(1024h)	TCES_TIME[7:0]	7:0	SPI Chip enable setup/hold ti 0x0000: Delay 1 SPI clock. 0x0001: Delay 2 SPI clocks. 0x000f: Delay 16 SPI clocks. 0xffff: Delay 64k SPI clock. Default: Delay 2 SPI clocks.	me.	
09h	REG1025	7:0	Default : 0x00	Access : R/W	
(1025h)	TCES_TIME[15:8]	7:0	See description of '1024h'.		
0Ah	REG1028	7:0	Default : 0xF3	Access : R/W	
(1028h)	TBP_TIME[7:0]	7:0	Byte-Program time for device 0x0000: Delay 1 SPI clock. 0x0001: Delay 2 SPI clocks. 0x000f: Delay 16 SPI clocks. 0xffff: Delay 64k SPI clock. Default: Delay 500 SPI clocks Assume SPI clock 40ns, Delay	·	
	DEC1020	7:0	Default : 0x01 Access : R/W		
0Ah	REG1029	7.0	Delauit : UXUI	Access . K/ W	
0Ah (1029h)	TBP_TIME[15:8]	7:0	See description of '1028h'.	Access . R/ W	



DMA_ACTIVE

Semico	nductor Excellent		Preii	minary Data Sheet Version 0.1	
ISP Regis	ster (Bank = 08)				
Index (Absolute)	Mnemonic	Bit	Description		
(102Ch)	TCEH_TIME[7:0]	7:0	SPI Chip enable pulse high time. 0x0000: Delay 1 SPI clock. 0x0001: Delay 2 SPI clocks. 0x000f: Delay 16 SPI clocks. 0xffff: Delay 64k SPI clock. Default: Delay 5 SPI clock.		
0Bh	REG102D	7:0	Default : 0x00	Access : R/W	
(102Dh)	TCEH_TIME[15:8]	7:0	See description of '102Ch'.	CO	
0Ch	REG1030	7:0	Default: 0x00	Access : WO	
(1030h)	-	7:1	Reserved.		
	SPI_RD_REQ	0	SPI READ Data Request. For CPU read SPI data via RIU. If CPU read SPI data via XIU, request is not needed.		
0Dh	REG1034	7:0	Default : 0x14	Access : R/W	
(1034h)	ISP_RP_ADR1[7:0]	7:0	Programmable ISP Read port	t address [15:0].	
-	REG1035	7:0	Default: 0xC2	Access : R/W	
(1035h)	ISP_RP_ADR1[15:8]	7:0	See description of '1034h'.		
0Eh	REG1038	7:0	Default: 0x81	Access : R/W	
(1038h)	ISP_RP_ADR2[7:0]	7:0	Programmable ISP Read port	t address [31:0].	
0Eh	REG1039	7:0	Default : 0x1F	Access : R/W	
(1039h)	ISP_RP_ADR2[15:8]	7:0	See description of '1038h'.		
0Fh	REG103C	7:0	Default: 0x01	Access : R/W	
(103Ch)		7:1	Reserved.		
~0	ENDIAN_SEL_SPI	0	0: Big_endian. 1: Little_endian.		
10h	REG1040	7:0	Default: 0x00	Access : RO	
(1040h)	-	7:1	Reserved.		
	ISP_ACTIVE	0	ISP ACTIVE FLAG.		
11h	REG1044	7:0	Default : 0x00	Access : RO	
(1044h)		7:2	Reserved.		
	CPU_ACTIVE	1	CPU_ACTIVE FLAG.		
	-	0	Reserved.		
12h	REG1048	7:0	Default : 0x00	Access : RO	
(1048h)	-	7:3	Reserved.		
1		1			

DMA_ACTIVE FLAG.



CPU_RST_FM_ISP

REG1064

ISP_OLD_EN

FORCE_ISP_IDLE

REG1080

REG1084

19h

20h

21h

(1064h)

(1080h)

Doc. No.: 2011010027

Semico l Doc. No.: 20110	nductor E				
ISP Regis	ster (Bank = 08)				
Index (Absolute)	Mnemonic	Bit	Description		
	-	1:0	Reserved.		
13h	REG104C	7:0	Default: 0x00	Access : RO	
(104Ch)	-	7:6	Reserved.		
<u> </u>	ISP_FSM[5:0]	5:0	ISP_FSM.		
14h	REG1050	7:0	Default : 0x00	Access : RO	
(1050h)	-	7:3	Reserved.		
<u> </u>	SPI_MASTER_FSM[2:0]	2:0	SPI_MASTER_FSM.	~ O	
15h	REG1054	7:0	Default : 0x00	Access : RO	
(1054h)	-	7:1	Reserved.		
:	SPI_RD_DATA_RDY	0	SPI Read Data Ready flag.		
!			1: Read data ready.		
	-		0: Read data not ready.	T	
16h	REG1058	7:0	Default : 0x00	Access : RO	
(1058h)	-	7:1	Reserved.		
!	SPI_WR_DATA_RDY	0	SPI Write Ready flag.		
, ,	20		1: Write data ready.		
		KV	0: Write data not ready.	Τ	
17h (105Ch)	REG105C	7:0	Default : 0x00	Access : RO	
(103Cii)	-	7:1	Reserved.		
!	SPI_WR_CM_RDY	0	SPI Write Command Ready fla	ag.	
!	O DA	5	1: Write command ready. 0: Write command not ready.		
18h	REG1060	7:0	Default : 0x00	Access : R/W	
(1060h)	-	7:1	Reserved.	A0000 : 1.,	
			TCCCT TCCT		

0

7:0

7:1

0

7:0

7:1

0

7:0

ISP generates reset to CUP.

Read flag, for ISP_OLD_EN.

reset to CPU.

Reserved.

Reserved.

Default: 0x00

Default: 0x00

FORCE_ISP_IDLE.

Default: 0x00

When ISP programming done, software maybe can issue a

Access: RO

Access: R/W

Access: R/W

1/5/2011



Doc. No.: 2011010027 ISP Register (Bank = 08)					
Index (Absolute)	Mnemonic	Bit	Description		
(1084h)	AAI_NUM[7:0]	7:0	For SST SPI FLASH USE. At AAI mode, set how many data will be written. 0x0000: For 1 byte programming. 0x0001: For 2 bytes programming. 0xFFFF: For 64k bytes programming.		
21h	REG1085	7:0	Default : 0x00	Access : R/W	
(1085h)	AAI_NUM[15:8]	7:0	See description of '1084h'.		
22h	REG1088	7:0	Default : 0x00	Access : R/W	
(1088h)	PAGE_PRO_REG	7	FORCE SPI COMMAND. Force PAGE PROGRAMMING.		
	FAST_READ_REG	6	FORCE SPI COMMAND. Force FAST READ.		
	READ_REG	5	FORCE SPI COMMAND. Force READ.		
	WRCR_REG	4	FORCE SPI COMMAND. Force WRCR.		
	RDCR_REG	3	FORCE SPI COMMAND. Force RDCR.		
	WRSR_REG	2	FORCE SPI COMMAND. Force WRSR.		
	RDSR_REG	10	FORCE SPI COMMAND. Force RDSR.		
	AAI_REG	0	FORCE SPI COMMAND. Force AAI mode.		
22h	REG1089	7:0	Default : 0x00	Access : R/W	
(1089h)		7:2	Reserved.		
	MAN_ID_REG	1	FORCE SPI COMMAND. Force READ MANUFACTURER ID.		
40	B_ERASE_REG	0	FORCE SPI COMMAND. Force BLOCK ERASE.		
25h	REG1094	7:0	Default : 0x00	Access : R/W	



ISP Regis	ster (Bank = 08)				
Index (Absolute)	Mnemonic	Bit	Description		
(1094h)	TEST_MODE[7:0]	7:0	TEST_MODE. User define SPI waveform. 0x7777: User define. Others: Not User define. Before entry to TEST_MODE disable.	DE, please make sure ISP/DMA	
25h	REG1095	7:0	Default: 0x00	Access : R/W	
(1095h)	TEST_MODE[15:8]	7:0	See description of '1094h'.		
26h	REG1098	7:0	Default: 0x01	Access : R/W	
(1098h)	-	7:1	Reserved.		
	TEST_SPI_CEB	0	User generates SPI chip er	nable waveform.	
27h	REG109C	7:0	Default : 0x00	Access : R/W	
(109Ch)	-	7:1	Reserved.		
	TEST_SPI_SCK	0	User generates SPI clock w	vaveform.	
28h (10A0h)	REG10A0	7:0	Default: 0x01	Access : R/W	
	-	7:1	Reserved.		
	TEST_SPI_SI	0	User generates SPI data w	aveform.	
29h	REG10A4	7:0	Default: 0x00	Access : RO	
(10A4h)	-	7:1	Reserved.		
SCO	TEST_SPI_SO		SPI Data output. For RIU read. Please delay 1us for every setting (TEST MODE). EX1. W(0x21,0x0)> delay 1us> W(0x23,0x1)>. Delay 1us> W(0x22,0x1)> delay 1us>. W(0x22,0x0)> delay 1us> W(0x21,0x1). EX2. W(0x21,0x0)> delay 1us> W(0x22,0x1)>. Delay 1us> W(0x22,0x0)> delay 1us>. R(0x24)> delay 1us> W(0x21,01).		
2Ah	REG10A8	7:0	Default : 0x00	Access : R/W	
(10A8h)	TRIGGER_MODE[7:0]	7:0	TRIGGER_MODE. 0x3333: Trigger mode. Others: Not Trigger mode. Before entry to Trigger mode, Please make sure ISP/DN disable.		



Doc. No · 20110	nductor					
		_				
Index (Absolute)	Mnemonic	Bit	Description			
2Ah	REG10A9	7:0	Default : 0x00	Access : R/W		
(10A9h)	TRIGGER_MODE[15:8]	7:0	See description of '10A8h'.			
2Fh	REG10BC	7:0	Default : 0x00	Access : R/W		
(10BCh)	-	7:2	Reserved.			
	SPI_ABORT_EN	1	Reserved.			
	SPI_PRE_FETCH_EN	0	Reserved.			
37h	REG10DC	7:0	Default : 0x00	Access : R/W		
(10DCh)	-	7:2	Reserved.			
	СРНА	1	When 0: Data is sampled who (see reg_cpol).	Configures the data sampling point. When 0: Data is sampled when "SCLK" goes to active state (see reg_cpol). When 1: Data is sampled when "SCLK" goes to idle state		
	CPOL	×0	Clock Polarity. Configures the idle state of "Senabled (when disabled, "SCI When 1: the "SCLK" output is cleared (SCLK = 0).	• ,		
3Ch	REG10F0	7:0	Default : 0x00	Access : R/W		
(10F0h)	SPI_BYPASS_PWD[7:0]	7:0	Force SPI_PAD as input mode (PWD = 0xaaaa).	2.		
3Ch	REG10F1	7:0	Default : 0x00	Access : R/W		
(10F1h)	SPI_BYPASS_PWD[15:8]	7:0	See description of '10F0h'.			
3Fh	REG10FC	7:0	Default : 0x07	Access : R/W		
(10FCh)	- 1	7:3	Reserved.			
No V	SPI_BURST_RESET_Z	2	Software reset spi_burst. 0: Reset. 1: Not reset.			
40	SPI_ARBITER_RESET_Z	1	Software reset spi arbiter. 0: Reset. 1 not reset.			
	ISP_TOP_RESET_Z	0	Software reset isp_top. 0: Reset. 1: Not reset.			

FSP Register (Bank = 08)

FSP Regis	ster (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
60h	REG1180	7:0	Default : 0x00	Access : R/W
(1180h)	FSP_WD0[7:0]	7:0	Write data buffer0.	
60h	REG1181	7:0	Default : 0x00	Access : R/W
(1181h)	FSP_WD1[7:0]	7:0	Write data buffer1.	
61h	REG1184	7:0	Default : 0x00	Access : R/W
(1184h)	FSP_WD2[7:0]	7:0	Write data buffer2.	69
61h	REG1185	7:0	Default: 0x00	Access : R/W
(1185h)	FSP_WD3[7:0]	7:0	Write data buffer3.	
62h	REG1188	7:0	Default : 0x00	Access : R/W
(1188h)	FSP_WD4[7:0]	7:0	Write data buffer4.	
62h	REG1189	7:0	Default : 0x00	Access : R/W
(1189h)	FSP_WD5[7:0]	7:0	Write data buffer5.	
63h	REG118C	7:0	Default: 0x00	Access : R/W
(118Ch)	FSP_WD6[7:0]	7:0	Write data buffer6.	
63h	REG118D	7:0	Default : 0x00	Access : R/W
(118Dh)	FSP_WD7[7:0]	7:0	Write data buffer7.	
64h	REG1190	7:0	Default : 0x00	Access : R/W
(1190h)	FSP_WD8[7:0]	7:0	Write data buffer8.	
64h	REG1191	7:0	Default : 0x00	Access : R/W
(1191h)	FSP_WD9[7:0]	7:0	Write data buffer9.	
65h	REG1194	7:0	Default: 0x00	Access : RO
(1194h)	FSP_RD0[7:0]	7:0	Read data buffer0.	
65h	REG1195	7:0	Default : 0x00	Access : RO
(1195h)	FSP_RD1[7:0]	7:0	Read data buffer1.	
66h	REG1198	7:0	Default : 0x00	Access : RO
(1198h)	FSP_RD2[7:0]	7:0	Read data buffer2.	
66h	REG1199	7:0	Default : 0x00	Access : RO
(1199h)	FSP_RD3[7:0]	7:0	Read data buffer3.	
67h	REG119C	7:0	Default : 0x00	Access : RO
(119Ch)	FSP_RD4[7:0]	7:0	Read data buffer4.	
67h	REG119D	7:0	Default : 0x00	Access : RO



Poc. No.: 2011010027 FSP Register (Bank = 08)					
Index (Absolute)	Mnemonic	Bit	Description		
(119Dh)	FSP_RD5[7:0]	7:0	Read data buffer5.		
68h	REG11A0	7:0	Default : 0x00	Access : RO	
(11A0h)	FSP_RD6[7:0]	7:0	Read data buffer6.		
68h	REG11A1	7:0	Default : 0x00	Access : RO	
(11A1h)	FSP_RD7[7:0]	7:0	Read data buffer7.		
69h	REG11A4	7:0	Default : 0x00	Access : RO	
(11A4h)	FSP_RD8[7:0]	7:0	Read data buffer8.	~O''	
69h	REG11A5	7:0	Default : 0x00	Access : RO	
(11A5h)	FSP_RD9[7:0]	7:0	Read data buffer9.		
6Ah	REG11A8	7:0	Default : 0x00	Access : R/W	
(11A8h)	FSP_WBF_SIZE1[3:0]	7:4	Set how many bytes will be transmitted in the second command. Max size is 9Bytes. Min size is 1Byte.		
	FSP_WBF_SIZE0[3:0]	3:0	Set how many bytes will be to command. Max size is 10Bytes. Min size is 1Byte.	ransmitted in the first	
6Ah	REG11A9	7:0	Default : 0x00	Access : R/W	
(11A9h)	- 61	7:4	Reserved.		
	FSP_WBF_SIZE2[3:0]	3:0			
6Bh	REG11AC	7:0	Default : 0x00	Access : R/W	
(11ACh) FSP_RBF_SIZE1[3:0] 7:4 Set how many bytes will be received in command. Max size is 10Bytes. Min size is 0Byte.		eceived in the second			
•	FSP_RBF_SIZE0[3:0]	3:0	Set how many bytes will be received in the first command. Max size is 10Bytes. Min size is 0Byte.		
6Bh	REG11AD	7:0	Default : 0x00	Access : R/W	
(11ADh)		7:4	Reserved.		



)00	Nο	201	1	Λ1	0027	
-	_	_		_		

FSP Reg	ister (Bank = 08)					
Index (Absolute)	Mnemonic)	Bit	Description			
	FSP_RBF_SIZE2[3:0]	3:0	Set how many bytes will be received in the third Max size is 10 bytes. Min size is 0 byte.			
6Ch	REG11B0	7:0	Default : 0x00	Access : R/W		
(11B0h)	FSP_CTRL0[7:0]	7:0				
6Ch	REG11B1	7:0	Default : 0x00	Access : R/W		
(11B1h)	FSP_CTRL1[7:0]	7:0	Control Register1. Bit [7]: Enable Second command. 0: Disable. 1: Enable. Bit [6]: Enable third command. 0: Disable. 1: Enable. Bit [5]: Enable auto check flash status. 0: Disable. 1: Enable. Bit [4:3]: Indicate which command is RDSR. 00: First command. 01: Second command. 10: Third command. 11: Reserved. Bit [2:0]: Indicate which bit is flash ready bit (For auto check flash status). Bit [2:0] = 0x0 ~ 0x7, HW will auto check reg_fsp_rd10 [7:0].			
6Dh	REG11B4	7:0	Default : 0x00	Access : WO		
(11B4h)	-	7:1	Reserved.			
	FSP_TRIGGER	0	Start flash self-programming.			



Doc. No.: 2011010027					
FSP Regis	ster (Bank = 08)				
Index (Absolute)	Mnemonic	Bit	Description		
6Eh	REG11B8	7:0	Default: 0x00	Access : RO	
(11B8h)	-	7:2	Reserved.		
	FSP_AUTO_CHK_ERROR	1	Reserved.		
	FSP_DONE_FLAG 0 Busy status, HW sets to 1 when some completed. 1: Self-programming done or interest of the complete status. 0: Self-programming busy or interest of the complete status.		interrupt pending.		
6Fh	REG11BC	7:0	Default : 0x00	Access : WO	
(11BCh)	-	7:1	Reserved.		
	FSP CLEAR DONE FLAG	0	SW needs to set this bit to clear done flag or interrupt.		



Ooc. No.: 2011010027

QSPI Register (Bank = 08)

QSPI Reg	gister (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
70h	REG11C0	7:0	Default : 0x00	Access : R/W
(11C0h)	-	7	Reserved.	<u> </u>
	CKG_SPI[6:0]	6:0	CKG_SPI [5:0]: for spi clock selection. Bit [0]: for gating clock. Bit [1]: for clock invert. Bit [5]: 0, select XTAL. 1, It is decided by Bit [4:2]. Bit [4:2]. 000: XTAL. 001: 27M. 010: 36M. 011: 43M. 100: 54M. 101: 72M. Others: Reserved.	
71h	REG11C4	7:0	Default : 0x1A	Access : R/W
(11C4h)	CSZ_SETUP[3:0]	7:4	CSZ setup time.(Relative to SCK). 4'h0: 1 SPI clock cycle. 4'h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
	CSZ_HIGH[3:0]	3:0	CSZ deselect time (SCZ = high). 4'h0: 1 SPI clock cycle. 4'h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
71h	REG11C5	7:0	Default : 0x01	Access : R/W
(11C5h)		7:4	Reserved.	
40	CSZ_HOLD[3:0]	3:0	CSZ hold time. (Relative to SCK). 4'h0: 1 SPI clock cycle. 4'h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
72h	REG11C8	7:0	Default : 0x00	Access : R/W
(11C8h)	-	7:4	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description		
	MODE_SEL[3:0]	3:0	SPI model select. 0x0: Normal mode, (SPI com 0x1: Enable fast read mode, 0x2: Enable address single & (SPI command is 0x3B). 0x3: Enable address dual & d (SPI command is 0xBB). 0xa: Enable address single & command is 0x6B) (Reserved 0xb: Enable address quad & c command is 0xEB).(Reserved	(SPI command is 0x0B) data dual mode, lata dual mode, data quad mode, (SPI).	
7Ah	REG11E8	7:0	Default : 0x00	Access : R/W	
(11E8h)	-	7:2	Reserved.		
	CHIP_SELECT[1:0]	1:0	00: Select external #1 SPI Flash.01: Select external #2 SPI Flash.10: Select external #3 SPI Flash.11: Reserved.		
7Fh	REG11FC	7:0	Default : 0x00	Access : R/W	
(11FCh)	-	7:1	Reserved.		
	ENDIA	0	For 32bit CPU read data.		
60	ENDIA	Se			

R2_CORE Register (Bank = 09)

R2_CORE	Register (Bank = 09)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1200	7:0	Default : 0x00	Access : R/W
(1200h)	REV0_0	7	R2 core top control. Bit [0]: r2_enable. Bit [1]: r2_sw_rstz. Bit [2]: miu_sw_rstz. Bit [3]: riu_sw_rstz. Bit [4]: spi_boot. Bit [5]: sdram_boot. Bit [6]:r2_into. Bit [7]: REV0_0.	CO.1
	R2_INTO	6	R2 core top control. Bit [0]: r2_enable. Bit [1]: r2_sw_rstz. Bit [2]: miu_sw_rstz. Bit [3]: riu_sw_rstz. Bit [4]: spi_boot. Bit [5]: sdram_boot. Bit [6]: R2_INTO. Bit [7]: rev0_0.	
Sto	SDRAM_BOOT	5	R2 core top control. Bit [0]: r2_enable. Bit [1]: r2_sw_rstz. Bit [2]: miu_sw_rstz. Bit [3]: riu_sw_rstz. Bit [4]: spi_boot. Bit [5]: SDRAM_BOOT. Bit [6]: r2_into. Bit [7]: rev0_0.	
	SPI_BOOT	4	R2 core top control. Bit [0]: r2_enable. Bit [1]: r2_sw_rstz. Bit [2]: miu_sw_rstz. Bit [3]: riu_sw_rstz. Bit [4]: SPI_BOOT. Bit [5]: sdram_boot. Bit [6]: r2_into. Bit [7]: rev0_0.	



R2_CORE	Register (Bank = 09)			
Index (Absolute)	Mnemonic	Bit	Description	
	RIU_SW_RSTZ	3	R2 core top control.	
			Bit [0]: r2_enable.	
			Bit [1]: r2_sw_rstz.	
			Bit [2]: miu_sw_rstz.	X.
			Bit [3]: RIU_SW_RSTZ.	
			Bit [4]: spi_boot.	
			Bit [5]: sdram_boot.	
			Bit [6]: r2_into.	.0*'
			Bit [7]: rev0_0.	
	MIU_SW_RSTZ	2	R2 core top control.	
			Bit [0]: r2_enable.	
			Bit [1]: r2_sw_rstz.	
			Bit [2]: MIU_SW_RSTZ.	
			Bit [3]: riu_sw_rstz.	
		20	Bit [4]: spi_boot.	
	*		Bit [5]: sdram_boot.	
			Bit [6]: r2_into.	
			Bit [7]: rev0_0.	
	R2_SW_RSTZ	1	R2 core top control.	
			Bit [0]: r2_enable.	
			Bit [1]: R2_SW_RSTZ.	
			Bit [2]: miu_sw_rstz.	
			Bit [3]: riu_sw_rstz.	
			Bit [4]: spi_boot.	
			Bit [5]: sdram_boot.	
	(,5')		Bit [6]: r2_into.	
~ (0			Bit [7]: rev0_0.	
	R2_ENABLE	0	R2 core top control.	
			Bit [0]: R2_ENABLE.	
1			Bit [1]: r2_sw_rstz.	
			Bit [2]: miu_sw_rstz.	
X			Bit [3]: riu_sw_rstz.	
			Bit [4]: spi_boot.	
			Bit [5]: sdram_boot.	
			Bit [6]: r2_into.	
			Bit [7]: rev0_0.	
00h	REG1201	7:0	Default: 0x00	Access: R/W, WO



R2_CORE	R2_CORE Register (Bank = 09)					
Index (Absolute)	Mnemonic	Bit	Description			
(1201h)	DBG_SEL_4[3:0]	7:4	R2 core top control. Bit [8]: dbg_on_dcu. Bit [9]: dbg_on_icu. Bit [10]: dbg_clk_sel. Bit [11]: dbg_clk_toggle. Bit [12]: DBG_SEL_4, cpu: 4'd0; icu: 4d1; dcu: 4d2. Bit [13]:DBG_SEL_4. Bit [14]:DBG_SEL_4. Bit [15]: DBG_SEL_4.			
	DBG_CLK_TOGGLE	3	R2 core top control. Bit [8]: dbg_on_dcu. Bit [9]: dbg_on_icu. Bit [10]: dbg_clk_sel. Bit [11]: DBG_CLK_TOGGLE. Bit [12]: dbg_sel_4. Bit [13]: dbg_sel_4. Bit [14]: dbg_sel_4. Bit [15]: dbg_sel_4.			
70	DBG_CLK_SEL	2	R2 core top control. Bit [8]: dbg_on_dcu. Bit [9]: dbg_on_icu. Bit [10]: DBG_CLK_SEL. Bit [11]: dbg_clk_toggle. Bit [12]: dbg_sel_4. Bit [13]: dbg_sel_4. Bit [14]: dbg_sel_4. Bit [15]: dbg_sel_4.			
40	DBG_ON_ICU	1	R2 core top control. Bit [8]: dbg_on_dcu. Bit [9]: DBG_ON_ICU. Bit [10]: dbg_clk_sel. Bit [11]: dbg_clk_toggle. Bit [12]: dbg_sel_4. Bit [13]: dbg_sel_4. Bit [14]: dbg_sel_4. Bit [15]: dbg_sel_4.			



R2_CORE	R2_CORE Register (Bank = 09)					
Index (Absolute)	Mnemonic	Bit	Description			
	DBG_ON_DCU	0	R2 core top control. Bit [8]: DBG_ON_DCU. Bit [9]: dbg_on_icu. Bit [10]: dbg_clk_sel. Bit [11]: dbg_clk_toggle. Bit [12]: dbg_sel_4. Bit [13]: dbg_sel_4. Bit [14]: dbg_sel_4. Bit [15]: dbg_sel_4.	· · · · · · · · · · · · · · · · · · ·		
01h	REG1204	7:0	Default : 0x00	Access : R/W		
(1204h)	SDR_BASE_LOW_INSN[7:0]	7:0	Icu sdr_base_low.			
01h	REG1205	7:0	Default : 0x00	Access : R/W		
(1205h)	SDR_BASE_LOW_INSN[15:8]	7:0	See description of '1204h'.			
02h	REG1208	7:0	Default : 0x00	Access : R/W		
(1208h)	SDR_BASE_HIGH_INSN[7:0]	7:0	Icu sdr_base_high.			
02h (1209h)	REG1209	7:0	Default : 0x00	Access : R/W		
	SDR_BASE_HIGH_INSN[15:8]	7:0	See description of '1208h'.			
03h (120Ch)	REG120C	7:0	Default : 0x00	Access : R/W		
	SDR_BASE_LOW_DATA[7:0]	7:0	Dcu sdr_base_low.			
03h (120Dh)	REG120D	7:0	Default : 0x00	Access : R/W		
-	SDR_BASE_LOW_DATA[15:8]	7:0	See description of '120Ch'.	A P /W		
04h (1210h)	REG1210 SDR_BASE_HIGH_DATA[7:0]	7:0 7:0	Default: 0x00 Dcu sdr_base_high.	Access : R/W		
04h	REG1211	7:0	Default : 0x00	Access : R/W		
(1211h)	SDR_BASE_HIGH_DATA[15:8]	7:0	See description of '1210h'.	ACCESS . N/ W		
05h	REG1214	7:0	Default : 0x00	Access : R/W		
(1214h)	REG32_BASE[7:0]	7:0	Reg io base => IO [0]: RIU.	-		
05h	REG1215	7:0	Default : 0xA0	Access : R/W		
(1215h)	REG32_BASE[15:8]	7:0	See description of '1214h'.	114		
06h	REG1218	7:0	Default : 0x00	Access : R/W		
(1218h)	SDR_MAP_MASK_LOW[7:0]	7:0	SDR_MAP_MASK_LOW.	,		
06h	REG1219	7:0	Default : 0x00	Access : R/W		
(1219h)	SDR_MAP_MASK_LOW[15:8]	7:0	See description of '1218h'.	-		
07h	REG121C	7:0	Default : 0xFF	Access : R/W		



Doc. No.: 2011010027 R2_CORE Register (Bank = 09)					
Index (Absolute)	Mnemonic	Bit	Description		
(121Ch)	SDR_MAP_MASK_HIGH[7:0]	7:0	SDR_MAP_MASK_HIGH.		
07h	REG121D	7:0	Default : 0xFF	Access : R/W	
(121Dh)	SDR_MAP_MASK_HIGH[15:8]	7:0	See description of '121Ch'.		
08h	REG1220	7:0	Default : 0x00	Access : R/W	
(1220h)	SPI_BASE[7:0]	7:0	Spi base.		
08h	REG1221	7:0	Default : 0xD0	Access : R/W	
(1221h)	SPI_BASE[15:8]	7:0	See description of '1220h'.		
09h	REG1224	7:0	Default : 0x00	Access : R/W	
(1224h)	QMEM_BASE_LOW_INSN[7:0]	7:0	Qmem_base_low.		
09h	REG1225	7:0	Default : 0x00	Access : R/W	
(1225h)	QMEM_BASE_LOW_INSN[15:8]	7:0	See description of '1224h'.		
0Ah	REG1228	7:0	Default : 0xFF	Access : R/W	
(1228h)	QMEM_BASE_HIGH_INSN[7:0]	7:0	Qmem_base_high.		
(43301)	REG1229	7:0	Default : 0xFF	Access : R/W	
	QMEM_BASE_HIGH_INSN[15:8]	7:0	See description of '1228h'.		
0Bh	REG122C	7:0	Default: 0x00	Access : R/W	
(122Ch)	QMEM_MASK_LOW_INSN[7:0]	7:0	Qmem_base_low.		
0Bh	REG122D	7:0	Default : 0x80	Access : R/W	
(122Dh)	QMEM_MASK_LOW_INSN[15:8]	7:0	See description of '122Ch'.		
0Ch	REG1230	7:0	Default : 0x00	Access : R/W	
(1230h)	QMEM_MASK_HIGH_INSN[7:0]	7:0	Qmem_base_high.		
0Ch	REG1231	7:0	Default : 0x00	Access : R/W	
(1231h)	QMEM_MASK_HIGH_INSN[15:8]	7:0	See description of '1230h'.		
0Dh	REG1234	7:0	Default : 0x00	Access : R/W	
(1234h)	QMEM_BASE_LOW_DATA[7:0]	7:0	Qmem_base_low.		
0Dh	REG1235	7:0	Default : 0x00	Access : R/W	
(1235h)	QMEM_BASE_LOW_DATA[15:8]	7:0	See description of '1234h'.		
0Eh	REG1238	7:0	Default : 0x00	Access : R/W	
(1238h)	QMEM_BASE_HIGH_DATA[7:0]	7:0	Qmem_base_high.		
0Eh	REG1239	7:0	Default : 0x00	Access : R/W	
(1239h)	QMEM_BASE_HIGH_DATA[15:8]	7:0	See description of '1238h'.		
0Fh	REG123C	7:0	Default : 0x00	Access : R/W	
(123Ch)	QMEM_MASK_LOW_DATA[7:0]	7:0	Qmem_base_low.		



R2_CORE Register (Bank = 09)					
Index (Absolute)	Mnemonic	Bit	Description		
0Fh	REG123D	7:0	Default : 0x00	Access : R/W	
(123Dh)	QMEM_MASK_LOW_DATA[15:8]	7:0	See description of '123Ch'.		
10h	REG1240	7:0	Default : 0x00	Access : R/W	
(1240h)	QMEM_MASK_HIGH_DATA[7:0]	7:0	Qmem_base_high.		
10h	REG1241	7:0	Default : 0x00	Access : R/W	
(1241h)	QMEM_MASK_HIGH_DATA[15:8]	7:0	See description of '1240h'.		
11h	REG1244	7:0	Default : 0x00	Access : R/W	
(1244h)	SDR1_BASE[7:0]	7:0	SDR1_BASE.		
11h	REG1245	7:0	Default : 0x00	Access : R/W	
(1245h)	SDR1_BASE[15:8]	7:0	See description of '1244h'.		
12h	REG1248	7:0	Default : 0x00	Access : R/W	
(1248h)	SDR1_MASK[7:0]	7:0	SDR1_MASK.		
12h	REG1249	7:0	Default: 0x00	Access : R/W	
(1249h)	SDR1_MASK[15:8]	7:0	See description of '1248h'.		
13h	REG124C	7:0	Default : 0x00	Access : R/W	
(124Ch)	SDR2_BASE[7:0]	7:0	SDR2_BASE.	T.	
13h	REG124D	7:0	Default: 0x00	Access : R/W	
(124Dh)	SDR2_BASE[15:8]	7:0	See description of '124Ch'.	T.	
14h	REG1250	7:0	Default : 0x00	Access : R/W	
(1250h)	SDR2_MASK[7:0]	7:0	SDR2_MASK.	T.	
14h	REG1251	7:0	Default : 0x00	Access : R/W	
(1251h)	SDR2_MASK[15:8]	7:0	See description of '1250h'.	<u> </u>	
15h	REG1254	7:0	Default : 0x00	Access : R/W	
(1254h)	IO1_BASE[7:0]	7:0	IO1_BASE => IO[1] : UART	•	
15h	REG1255	7:0	Default : 0x90	Access : R/W	
(1255h)	IO1_BASE[15:8]	7:0	See description of '1254h'.	<u> </u>	
16h	REG1258	7:0	Default : 0x00	Access : R/W	
(1258h)	IO2_BASE[7:0]	7:0	IO2_BASE => IO[2] : SPI da	ata read.	
16h	REG1259	7:0	Default : 0x00	Access : R/W	
(1259h)	IO2_BASE[15:8]	7:0	See description of '1258h'.		
17h	REG125C	7:0	Default : 0x00	Access : R/W	
(125Ch)	IO3_BASE[7:0]	7:0	IO3_BASE => IO[3] : IP use	e.	
17h	REG125D	7:0	Default : 0x00	Access : R/W	



Doc. No.: 2011010027					
R2_CORE	Register (Bank = 09)				
Index (Absolute)	Mnemonic	Bit	Description		
(125Dh)	IO3_BASE[15:8]	7:0	See description of '125Ch'.		
18h	REG1260	7:0	Default : 0x03	Access : R/W	
(1260h)	WMB_AUTO_OFF	7	WMB_AUTO_OFF.		
	WMB_FORCE_OFF	6	WMB_FORCE_OFF.		
	MMU_IO_EN	5	DMMU_IO_EN.		
	QMEM_SPACE_EN	4	QMEM_SPACE_EN.		
	IO_SPACE_EN[3:0]	3:0	IO_SPACE_EN , default IO[1	:0]=[UART, RIU] enable.	
18h	REG1261	7:0	Default : 0x00	Access : R/W	
(1261h)	-	7:5	Reserved.		
	MMU_ADDRESS_MODE	4	MMU_ADDRESS_MODE.		
	DQM_BANK_SEL[3:0]	3:0	DQM_BANK_SEL.		
19h	REG1264	7:0	Default : 0x00	Access : WO	
(1264h)	CPU_TOGGLE_REV[7:1]	7:1	CPU_TOGGLE_REV.		
	CPU_WAKE_UP	0	CPU_WAKE_UP.		
19h	REG1265	7:0	Default : 0x00	Access : R/W	
(1265h)	CPU_REV00[15:8]	7:0	CPU_REV00.		
1Ah	REG1268	7:0	Default: 0x00	Access : R/W	
(1268h)	CPU_RESET_BASE[7:0]	7:0	CPU_RESET_BASE.		
1Ah	REG1269	7:0	Default : 0x00	Access : R/W	
(1269h)	CPU_RESET_BASE[15:8]	7:0	See description of '1268h'.		
1Bh	REG126C	7:0	Default : 0x00	Access : R/W	
(126Ch)	CPU_REV01[7:0]	7:0	CPU_REV01.		
1Bh	REG126D	7:0	Default : 0x00	Access : R/W	
(126Dh)	CPU_REV01[15:8]	7:0	See description of '126Ch'.		
1Ch	REG1270	7:0	Default : 0x00	Access : R/W	
(1270h)	CPU_REV02[7:0]	7:0	CPU_REV02.		
1Ch	REG1271	7:0	Default : 0x00	Access : R/W	
(1271h)	CPU_REV02[15:8]	7:0	See description of '1270h'.		
1Dh	REG1274	7:0	Default : 0x01	Access : R/W	
(1274h)	-	7:2	Reserved.		
	R2_JTAG_SEL	1	Jtag_sel.		
	R2_JTAG_BONDOV	0	Jtag_bondov.		
1Eh	REG1278	7:0	Default : 0xFF	Access : R/W	



R2_CORI	o10027 E Register (Bank = 09)			
Index (Absolute)	Mnemonic	Bit	Description	
(1278h)	AHB_MASK_LOW[7:0]	7:0	AHB_MASK_LOW.	
1Eh	REG1279	7:0	Default : 0xFF	Access : R/W
(1279h)	AHB_MASK_LOW[15:8]	7:0	See description of '1278h'.	
1Fh	REG127C	7:0	Default : 0xFF	Access : R/W
(127Ch)	AHB_MASK_HIGH[7:0]	7:0	AHB_MASK_HIGH.	
1Fh	REG127D	7:0	Default : 0xFF	Access : R/W
(127Dh)	AHB_MASK_HIGH[15:8]	7:0	See description of '127Ch'.	
20h	REG1280	7:0	Default : 0x00	Access : RO
(1280h)	BIST_BITMAP_15_0[7:0]	7:0	BIST_BITMAP_15_0.	
20h	REG1281	7:0	Default : 0x00	Access : RO
(1281h)	BIST_BITMAP_15_0[15:8]	7:0	See description of '1280h'.	
21h	REG1284	7:0	Default : 0x00	Access : RO
(1284h)	BIST_BITMAP_31_16[7:0]	7:0	BIST_BITMAP_31_16.	
21h	REG1285	7:0	Default : 0x00	Access : RO
(1285h)	BIST_BITMAP_31_16[15:8]	7:0	See description of '1284h'.	
22h	REG1288	7:0	Default: 0x00	Access : RO
(1288h)	BIST_BITMAP_47_32[7:0]	7:0	BIST_BITMAP_47_32.	
22h	REG1289	7:0	Default : 0x00	Access : RO
(1289h)	BIST_BITMAP_47_32[15:8]	7:0	See description of '1288h'.	
23h	REG128C	7:0	Default : 0x00	Access : RO
(128Ch)	BIST_BITMAP_63_48[7:0]	7:0	BIST_BITMAP_63_48.	
23h	REG128D	7:0	Default : 0x00	Access : RO
(128Dh)	BIST_BITMAP_63_48[15:8]	7:0	See description of '128Ch'.	
24h	REG1290	7:0	Default : 0xC0	Access : R/W
(1290h)	PRE_FETCH_EN	7	1: Ins pre_fetch enable, 0: o	disable.
	PRE_FETCH_BUFFER	6	1: PRE_FETCH_BUFFER size	32 byte, 0: 0 byte.
	IMEM_BOOT	5	Imem_boot: 1 boot from IM	EM.
4	IMEM_SEL	4	Iqmem_select: 1 DMA, 0 CP	U.
	IQMEM_DMA_SRC_SEL[3:0]	3:0	Iqmem_dma_source select.	<u>, </u>
24h	REG1291	7:0	Default : 0x03	Access : R/W
(1291h)	-	7:2	Reserved.	
	ICU_LOW_POWER	1	1: Power saving for I cache 0: Disable.	



Semiconductor Doc. No.: 2011010027					
R2_CORE	Register (Bank = 09)				
Index (Absolute)	Mnemonic	Bit	Description		
	IMEM_LOW_POWER	0	1: Power saving for imem, 0: Disable.		
25h	REG1294	7:0	Default : 0x00	Access : R/W	
(1294h)	-	7:1	Reserved.		
	INT_USER_MODE_EN	0	INT_USER_MODE_EN.		
26h	REG1298	7:0	Default : 0x00	Access : RO, R/W	
(1298h)	ROM_BIST_DONE[7:1]	7:1	ROM_BIST_DONE.	<u> </u>	
	ROM_BIST_START	0	ROM_BIST_START.		
26h	REG1299	7:0	Default : 0x00	Access : RO	
(1299h)	ROM_BIST_DONE[15:8]	7:0	See description of '1298h'.	T	
27h	REG129C	7:0	Default : 0x00	Access : R/W	
(129Ch)	ROM_BIST_GOLD_IROM0[7:0]	7:0	ROM_BIST_GOLD_IROM0.	T	
27h	REG129D	7:0	Default: 0x00	Access : RO	
(129Dh)	ROM_BIST_PAT_IROM0[15:8]	7:0	ROM_BIST_PAT_IROM0.	T	
28h	REG12A0	7:0	Default : 0x00	Access : R/W	
(12A0h)	ROM_BIST_GOLD_IROM1[7:0]	7:0	ROM_BIST_GOLD_IROM1.	T	
28h	REG12A1	7:0	Default : 0x00	Access : RO	
(12A1h)	ROM_BIST_PAT_IROM1[15:8]	7:0	ROM_BIST_PAT_IROM1.	1	
29h	REG12A4	7:0	Default : 0x00	Access : R/W	
(12A4h)	ROM_BIST_GOLD_IROM2[7:0]	7:0	ROM_BIST_GOLD_IROM2.	1	
29h	REG12A5	7:0	Default : 0x00	Access : RO	
(12A5h)	ROM_BIST_PAT_IROM2[15:8]	7:0	ROM_BIST_PAT_IROM2.	T	
2Ah	REG12A8	7:0	Default : 0x00	Access : R/W	
(12A8h)	ROM_BIST_GOLD_IROM3[7:0]	7:0	ROM_BIST_GOLD_IROM3.	T	
2Ah	REG12A9	7:0	Default : 0x00	Access : RO	
(12A9h)	ROM_BIST_PAT_IROM3[15:8]	7:0	ROM_BIST_PAT_IROM3.	T	
2Bh	REG12AC	7:0	Default : 0x00	Access : R/W	
(12ACh)	ROM_BIST_GOLD_IROM4[7:0]	7:0	ROM_BIST_GOLD_IROM4.	T	
2Bh	REG12AD	7:0	Default : 0x00	Access : RO	
(12ADh)	ROM_BIST_PAT_IROM4[15:8]	7:0	ROM_BIST_PAT_IROM4.	1	
2Ch	REG12B0	7:0	Default : 0x00	Access : R/W	
(12B0h)	ROM_BIST_GOLD_IROM5[7:0]	7:0	ROM_BIST_GOLD_IROM5.	T	
2Ch	REG12B1	7:0	Default : 0x00	Access : RO	



Index (Absolute)	Mnemonic	Bit	Description	
(12B1h)	ROM_BIST_PAT_IROM5[15:8]	7:0	ROM_BIST_PAT_IROM5.	
2Dh	REG12B4	7:0	Default : 0x00	Access : R/W
12B4h)	ROM_BIST_GOLD_IROM6[7:0]	7:0	ROM_BIST_GOLD_IROM6.	
Dh	REG12B5	7:0	Default : 0x00	Access : RO
12B5h)	ROM_BIST_PAT_IROM6[15:8]	7:0	ROM_BIST_PAT_IROM6.	
Eh	REG12B8	7:0	Default : 0x00	Access : R/W
12B8h)	ROM_BIST_GOLD_IROM7[7:0]	7:0	ROM_BIST_GOLD_IROM7.	~ O `
Eh	REG12B9	7:0	Default : 0x00	Access : RO
12B9h)	ROM_BIST_PAT_IROM7[15:8]	7:0	ROM_BIST_PAT_IROM7.	
2Fh	REG12BC	7:0	Default : 0x00	Access : R/W
(12BCh)	ROM_BIST_GOLD_DROM0[7:0]	7:0	ROM_BIST_GOLD_DROM0.	
2Fh	REG12BD	7:0	Default : 0x00	Access : RO
12BDh)	ROM_BIST_PAT_DROM0[15:8]	7:0	ROM_BIST_PAT_DROM0.	
80h	REG12C0	7:0	Default : 0x00	Access : R/W
12C0h)	ROM_BIST_GOLD_DROM1[7:0]	7:0	ROM_BIST_GOLD_DROM1.	
80h	REG12C1	7:0	Default : 0x00	Access : RO
12C1h)	ROM_BIST_PAT_DROM1[15:8]	7:0	ROM_BIST_PAT_DROM1.	
31h	REG12C4	7:0	Default : 0x00	Access : R/W
1 h		_		
	ROM_BIST_GOLD_DROM2[7:0]	7:0	ROM_BIST_GOLD_DROM2.	
12C4h)	ROM_BIST_GOLD_DROM2[7:0] REG12C5	7:0 7:0	ROM_BIST_GOLD_DROM2. Default: 0x00	Access : RO
12C4h) 31h				Access : RO
12C4h) 31h 12C5h)	REG12C5	7:0	Default : 0x00	Access : RO Access : R/W
12C4h) 31h 12C5h)	REG12C5 ROM_BIST_PAT_DROM2[15:8]	7:0 7:0	Default: 0x00 ROM_BIST_PAT_DROM2.	1
31h (12C4h) 31h (12C5h) 32h (12C8h)	REG12C5 ROM_BIST_PAT_DROM2[15:8] REG12C8	7:0 7:0 7:0	Default: 0x00 ROM_BIST_PAT_DROM2. Default: 0x00	1

GPS0 Register (Bank = 0A)

•	gister (Bank = 0A)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1400	7:0	Default : 0x00	Access : R/W
(1400h)	CODE_PHASE[7:0]	7:0		40
00h	REG1401	7:0	Default : 0x00	Access : R/W
(1401h)	CODE_PHASE[15:8]	7:0	See description of '1400h'.	
01h	REG1404	7:0	Default : 0x00	Access : R/W
(1404h)	CODE_PHASE[23:16]	7:0	See description of '1400h'.	69
01h	REG1405	7:0	Default : 0x00	Access : R/W
(1405h)	-	7:6	Reserved.	
	CODE_PHASE[29:24]	5:0	See description of '1400h'.	•
02h	REG1408	7:0	Default : 0x00	Access : R/W
(1408h)	CODE_FREQ[7:0]	7:0		
02h	REG1409	7:0	Default : 0x00	Access : R/W
(1409h)	CODE_FREQ[15:8]	7:0	See description of '1408h'.	
03h	REG140C	7:0	Default : 0x00	Access : R/W
(140Ch)	CODE_FREQ[23:16]	7:0	See description of '1408h'.	
03h	REG140D	7:0	Default : 0x00	Access : R/W
(140Dh)	CODE_FREQ[31:24]	7:0	See description of '1408h'.	
04h	REG1410	7:0	Default : 0x00	Access : R/W
(1410h)	CARR_PHASE[7:0]	7:0		
04h	REG1411	7:0	Default : 0x00	Access : R/W
(1411h)	CARR_PHASE[15:8]	7:0	See description of '1410h'.	
05h	REG1414	7:0	Default : 0x00	Access : R/W
(1414h)	CARR_PHASE[23:16]	7:0	See description of '1410h'.	
05h	REG1415	7:0	Default : 0x00	Access : R/W
(1415h)	CARR_PHASE[31:24]	7:0	See description of '1410h'.	
06h	REG1418	7:0	Default : 0x00	Access : R/W
(1418h)	CARR_PHASE[39:32]	7:0	See description of '1410h'.	
08h	REG1420	7:0	Default : 0x00	Access : R/W
(1420h)	CARR_FREQ[7:0]	7:0		
08h	REG1421	7:0	Default : 0x00	Access : R/W
(1421h)	CARR_FREQ[15:8]	7:0	See description of '1420h'.	



Ooc. No.: 2011010027 GPS0 Register (Bank = 0A)					
Index (Absolute)	Mnemonic	Bit	Description		
09h	REG1424	7:0	Default : 0x00	Access : R/W	
(1424h)	-	7:4	Reserved.	•	
	CARR_FREQ[19:16]	3:0	See description of '1420h'.		
0Ah	REG1428	7:0	Default : 0x00	Access : R/W	
(1428h)	PRN_CTRL[7:0]	7:0			
0Ah	REG1429	7:0	Default : 0x00	Access : R/W	
(1429h)	PRN_CTRL[15:8]	7:0	See description of '1428h'.	<u> </u>	
0Bh	REG142C	7:0	Default : 0x00	Access : R/W	
(142Ch)	PRN_CTRL[23:16]	7:0	See description of '1428h'.		
0Bh (142Dh)	REG142D	7:0	Default : 0x00	Access : R/W	
	-	7:5	Reserved.		
	PRN_CTRL[28:24]	4:0	See description of '1428h'.		
0Ch	REG1430	7:0	Default: 0x00	Access : R/W	
(1430h)	CHTIME[7:0]	7:0			
0Ch	REG1431	7:0	Default : 0x00	Access : R/W	
(1431h)	CHTIME[15:8]	7:0	See description of '1430h'.		
0Dh	REG1434	7:0	Default : 0x00	Access : R/W	
(1434h)	CHTIME[23:16]	7:0	See description of '1430h'.		
0Dh	REG1435	7:0	Default : 0x00	Access : R/W	
(1435h)	- (2)	7:4	Reserved.		
	CHTIME[27:24]	3:0	See description of '1430h'.		
0Eh	REG1438	7:0	Default : 0x00	Access : R/W	
(1438h)	ACC_CTRL[7:0]	7:0			
0Eh	REG1439	7:0	Default : 0x00	Access : R/W	
(1439h)	ACC_CTRL[15:8]	7:0	See description of '1438h'.		
0Fh	REG143C	7:0	Default : 0x00	Access : R/W	
(143Ch)	ACC_CTRL[23:16]	7:0	See description of '1438h'.		
0Fh	REG143D	7:0	Default : 0x00	Access : R/W	
(143Dh)	ACC_CTRL[31:24]	7:0	See description of '1438h'.		
10h	REG1440	7:0	Default : 0x00	Access : R/W	
(1440h)	RUN_CTRL[7:0]	7:0		•	
10h	REG1441	7:0	Default : 0x00	Access : R/W	
(1441h)	RUN_CTRL[15:8]	7:0	See description of '1440h'.		



		ĭ	T	
Index (Absolute)	Mnemonic	Bit	Description	
11h	REG1444	7:0	Default: 0x00	Access : R/W
(1444h)	RUN_CTRL[23:16]	7:0	See description of '1440h'.	
L1h	REG1445	7:0	Default: 0x00	Access : R/W
(1445h)	RUN_CTRL[31:24]	7:0	See description of '1440h'.	
L2h	REG1448	7:0	Default: 0x00	Access : RO
1448h)	CODE_PHASE_OBS[7:0]	7:0		
L 2 h	REG1449	7:0	Default: 0x00	Access : RO
1449h)	CODE_PHASE_OBS[15:8]	7:0	See description of '1448h'.	
L3h	REG144C	7:0	Default : 0x00	Access : RO
(144Ch)	CODE_PHASE_OBS[23:16]	7:0	See description of '1448h'.	
L3h	REG144D	7:0	Default : 0x00	Access : RO
(144Dh)	-	7:6	Reserved.	
	CODE_PHASE_OBS[29:24]	5:0	See description of '1448h'.	
14h (1450h)	REG1450	7:0	Default: 0x00	Access : RO
	CARR_PHASE_OBS[7:0]	7:0		
14h	REG1451	7:0	Default : 0x00	Access : RO
(1451h)	CARR_PHASE_OBS[15:8]	7:0	See description of '1450h'.	
L5h	REG1454	7:0	Default : 0x00	Access : RO
(1454h)	CARR_PHASE_OBS[23:16]	7:0	See description of '1450h'.	
L5h	REG1455	7:0	Default : 0x00	Access : RO
1455h)	CARR_PHASE_OBS[31:24]	7:0	See description of '1450h'.	
L6h	REG1458	7:0	Default : 0x00	Access : RO
1458h)	CARR_PHASE_OBS[39:32]	7:0	See description of '1450h'.	
L8h	REG1460	7:0	Default : 0x00	Access : RO
(1460h)	BLANKING_CNTR[7:0]	7:0		
L8h	REG1461	7:0	Default : 0x00	Access : RO
1461h)	BLANKING_CNTR[15:8]	7:0	See description of '1460h'.	
L9h	REG1464	7:0	Default : 0x00	Access : RO
1464h)	BLANKING_CNTR[23:16]	7:0	See description of '1460h'.	•
L9h	REG1465	7:0	Default : 0x00	Access : RO
1465h)	BLANKING_CNTR[31:24]	7:0	See description of '1460h'.	•
LAh	REG1468	7:0	Default : 0x00	Access : RO
(1468h)	STATUS[7:0]	7:0		<u> </u>



Mnemonic	Bit	Description	
REG1469	7:0	Default : 0x00	Access : RO
STATUS[15:8]	7:0	See description of '1468h'.	
REG146C	7:0	Default : 0x00	Access : RO
STATUS[23:16]	7:0	See description of '1468h'.	
REG1470	7:0	Default : 0x00	Access : R/W
-	7:1	Reserved.	
PATH_SEL	0	Access Path Select.	<u> </u>
		[0]: RIU.	
		[1]: AEON.	
REG1480	7:0	Default : 0x00	Access : R/W
CLK_EN[7:0]	7:0	Sigp submodule clock enable	•
		[0]: CLK_EN_ddc_gps;	
	4.4	[1]: CLK_EN_ddc_glns;	
16			
	K	/ -	
1			
		[10]: CLK_EN_ddc_gins_lpf.	
REG1481	7:0	Default : 0x00	Access : R/W
(6)	7:3	Reserved.	
CLK_EN[10:8]	2:0	See description of '1480h'.	1
REG1484	7:0	Default : 0x00	Access: R/W
	STATUS[15:8] REG146C STATUS[23:16] REG1470 - PATH_SEL REG1480 CLK_EN[7:0]	STATUS[15:8] 7:0 REG146C 7:0 STATUS[23:16] 7:0 REG1470 7:1 PATH_SEL 0 REG1480 7:0 CLK_EN[7:0] 7:0 REG1481 7:0 7:3 7:3	STATUS[15:8] 7:0 See description of '1468h'. REG146C 7:0 Default : 0x00 STATUS[23:16] 7:0 See description of '1468h'. REG1470 7:0 Default : 0x00 - 7:1 Reserved. PATH_SEL 0 Access Path Select. [0]: RIU. [1]: AEON. REG1480 7:0 Default : 0x00 CLK_EN[7:0] 7:0 Sigp submodule clock enable [0]: CLK_EN_ddc_gps; [1]: CLK_EN_ddc_glns; [2]: CLK_EN_ddc_glns; [2]: CLK_EN_ddc_glns; [2]: CLK_EN_dma; [5]: CLK_EN_dma; [5]: CLK_EN_dma; [5]: CLK_EN_corr; [6]: CLK_EN_corr; [6]: CLK_EN_cvc; [7]: CLK_EN_tmg; [8]: CLK_EN_tmg; [8]: CLK_EN_tmg; [8]: CLK_EN_bdc_glns_lpf. [9]: CLK_EN_ddc_glns_lpf. REG1481 7:0 Default : 0x00 - 7:3 Reserved.



GPSO Register (Bank = **0A**) **Index Mnemonic Bit Description** (Absolute) (1484h) 7:0 RST_Z_VECTOR[7:0] Sigp submodule rst_z vector, actove low. [0]: Reg_rst_z_ddc_gps; [1]: Reg_rst_z_ddc_glns; [2]: Reg_rst_z_cwr_gps; [3]: Reg_rst_z_isim; [4]: Reg_rst_z_dma; [5]: Reg_rst_z_corr; [6]: Reg rst z cvc; [7]: Reg_rst_z_tmg; [8]: Reg_rst_z_sb; [9]: Reg_rstz_ddc_gps_lpf; [10]: Reg_rstz_ddc_glns_lpf. 21h 7:0 Default: 0x00 **REG1485** Access: R/W (1485h) RST_Z_ALL 7 Sigp global rst_z, actove low. 6:3 Reserved. RST_Z_VECTOR[10:8] 2:0 See description of '1484h'. 22h 7:0 Access: RO **REG1488** Default: 0x00 (1488h) BIST_STS[7:0] BIST status: (0/1 = pass/fail). 7:0 BIST_FAIL_ROM1, //35. BIST_FAIL_ROM0, //34. BIST_FAIL_CVC_IP1, // 33. BIST_FAIL_CVC_IP0, // 32. BIST_FAIL_CVC_INT3,// 31. BIST_FAIL_CVC_INT2,// 30. BIST_FAIL_CVC_INT1,// 29. BIST_FAIL_CVC_INTO,// 28. BIST_FAIL_FFTRAM, // 27. BIST_FAIL_HISTRAM, // 26. BIST_FAIL_NABRAM1, // 25. BIST_FAIL_NABRAMO, // 24. BIST_FAIL_SRBRAM, // 23. BIST_FAIL_SBRAM5, // 22. BIST_FAIL_SBRAM4, // 21. BIST_FAIL_SBRAM3, // 20. BIST_FAIL_SBRAM2, // 19. BIST_FAIL_SBRAM1, // 18. BIST_FAIL_SBRAM0, // 17.

BIST_FAIL_CHORAM1, // 16. BIST_FAIL_CHORAM0, // 15.



\mathcal{L}	No ·	2011010027	

GPS0 Register (Bank = 0A)					
Index (Absolute)	Mnemonic	Bit	Description		
			BIST_FAIL_CH1RAM1, // 14.		
			BIST_FAIL_CH1RAM0, // 13. BIST_FAIL_CH2RAM1, // 12.		
			BIST_FAIL_CH2RAM0, // 11.	~0	
			BIST_FAIL_CH3RAM1, // 10.		
			BIST_FAIL_CH3RAM0, // 9.		
			BIST_FAIL_CH4RAM1, // 8.		
			BIST_FAIL_CH4RAM0, // 7.	~O''	
			BIST_FAIL_CH5RAM1, // 6.		
			BIST_FAIL_CH5RAM0, // 5. BIST_FAIL_CH6RAM1, // 4.		
			BIST_FAIL_CH6RAM0, // 3.		
			BIST_FAIL_CH7RAM1, // 2.		
			BIST_FAIL_CH7RAM0, // 1.		
			BIST_FAIL_DMARAM // 0.	T	
22h	REG1489	7:0	Default : 0x00	Access : RO	
(1489h)	BIST_STS[15:8]	7:0	See description of '1488h'.	T	
23h	REG148C	7:0	Default : 0x00	Access : RO	
(148Ch)	BIST_STS[23:16]	7:0	See description of '1488h'.	T	
23h	REG148D	7:0	Default: 0x00	Access : RO	
(148Dh)	BIST_STS[31:24]	7:0	See description of '1488h'.	T	
24h	REG1490	7:0	Default : 0x00	Access : RO	
(1490h)	BIST_STS[39:32]	7:0	See description of '1488h'.	T	
2Bh	REG14AC	7:0	Default : 0x00	Access : RO	
(14ACh)	VERSION_ID[3:0]	7:4	Version ID.		
	REVISION_ID[3:0]	3:0	Revision ID.		
2Ch	REG14B0	7:0	Default : 0x00	Access : R/W	
(14B0h)	DBG_IP_SEL[7:0]	7:0	IP select for debug port.		
2Ch	REG14B1	7:0	Default : 0x00	Access : R/W	
(14B1h)	DBG_IP_SEL[15:8]	7:0	See description of '14B0h'.		
2Dh	REG14B4	7:0	Default : 0x00	Access : R/W	
2Dh (14B4h)	DBG_SEL[7:0]	7:0	Debug selection for each mod	dule output debug port.	
(14B4h) 2Dh	DBG_SEL[7:0] REG14B5	7:0 7:0	Debug selection for each mode Default : 0x00	Access : R/W	
(14B4h)				T	



GPS0 Re	o10027 gister (Bank = 0A)			
Index (Absolute)	Mnemonic	Bit	Description	
(14B8h)	DBG[7:0]	7:0	Debug data.	
2Eh	REG14B9	7:0	Default : 0x00	Access : RO
(14B9h)	DBG[15:8]	7:0	See description of '14B8h'.	
2Fh	REG14BC	7:0	Default : 0x00	Access : RO
(14BCh)	DBG[23:16]	7:0	See description of '14B8h'.	
2Fh	REG14BD	7:0	Default : 0x00	Access : R/W
(14BDh)	DUMMY[7:0]	7:0	DUMMY register.	~O**
30h	REG14C0	7:0	Default : 0x00	Access : RO, R/W
(14C0h)	-	7	Reserved.	
	GPS_FILLSTOP	6	Show gps fillstop status (0 - v	write was stopped).
	-	5	Reserved.	
	FILL_GPS	4	Enable write to gps part sbram.	
	FILLSTOP_EN	3	1 - fill the requested amount of data and stop.	
	FILL_CYCLE[2:0]	2:0	Buffer Cycles Number: 0 corr	esponds to 1 cycle.
30h	REG14C1	7:0	Default : 0x00	Access : R/W
(14C1h)		7:2	Reserved.	
	BLANKING_EN	1	Enable blanking in sbram.	
	INPUT_SEL	0	Enable debug mode in SB.	
32h	REG14C8	7:0	Default : 0x00	Access : R/W
(14C8h)	GPS_WPV[7:0]	7:0	Value of gps Write Pointer Vi	rtual.
32h	REG14C9	7:0	Default : 0x00	Access : R/W
(14C9h)	1,57	7:5	Reserved.	
	GPS_WPV[12:8]	4:0	See description of '14C8h'.	
33h	REG14CC	7:0	Default : 0x00	Access : R/W
(14CCh)	GPS_WPP[7:0]	7:0	Value of glns Write Pointer Pl	nysical.
33h	REG14CD	7:0	Default : 0x00	Access : R/W
(14CDh)	-	7:4	Reserved.	
4	GPS_WPP[11:8]	3:0	See description of '14CCh'.	
36h	REG14D8	7:0	Default : 0x00	Access : RO
(14D8h)	RPV[7:0]	7:0	Value of Read Pointer Virtual.	
36h	REG14D9	7:0	Default : 0x00	Access : RO
(14D9h)	-	7:6	Reserved.	
	RPV[13:8]	5:0	See description of '14D8h'.	



	Doc. No.: 2011010027 GPS0 Register (Bank = 0A)					
Index (Absolute)	Mnemonic	Bit	Description			
37h	REG14DC	7:0	Default : 0x00	Access : R/W		
(14DCh)	RPP[7:0]	7:0	Value of Read Pointer Physical.			
37h	REG14DD	7:0	Default: 0x00	Access : R/W		
(14DDh)	-	7:4	Reserved.			
	RPP[11:8]	3:0	See description of '14DCh'.			
38h	REG14E0	7:0	Default: 0x00	Access : R/W		
(14E0h)	GPS_MODE_CNT[7:0]	7:0	GPS packets number of curre	ent s rate mode.		
38h	REG14E1	7:0	Default: 0x00	Access : R/W		
(14E1h)	-	7:4	Reserved.			
	GPS_MODE_CNT[11:8]	3:0	See description of '14E0h'.			
39h	REG14E4	7:0	Default : 0x00	Access : R/W		
(14E4h)	-	7:6	Reserved.			
	GPS_WPV_MOD3[1:0]	5:4	Value of current GPS low rate	e counter.		
	-	3:1	Reserved.			
	GPS_MODE	0	Value of current GPS s rate mode.			
3Ah	REG14E8	7:0	Default: 0x00	Access : R/W		
(14E8h)	SBRAM_PACKET[7:0]	7:0	Debug packet in the sbram.	1		
3Ah	REG14E9	7:0	Default : 0x00	Access : R/W		
(14E9h)	SBRAM_PACKET[15:8]	7:0	See description of '14E8h'.	1		
3Bh	REG14EC	7:0	Default: 0x00	Access : R/W		
(14ECh)	SBRAM_PACKET[23:16]	7:0	See description of '14E8h'.	1		
3Bh	REG14ED	7:0	Default: 0x00	Access : R/W		
(14EDh)	SBRAM_PACKET[31:24]	7:0	See description of '14E8h'.	1		
3Ch	REG14F0	7:0	Default : 0x00	Access : R/W		
(14F0h)	SBRAM_PACKET[39:32]	7:0	See description of '14E8h'.	1		
3Ch	REG14F1	7:0	Default : 0x00	Access : R/W		
(14F1h)	SBRAM_PACKET[47:40]	7:0	See description of '14E8h'.	1		
3Dh	REG14F4	7:0	Default : 0x00	Access : R/W		
(14F4h)	SBRAM_PACKET[55:48]	7:0	See description of '14E8h'.	1		
3Dh	REG14F5	7:0	Default : 0x00	Access : R/W		
(14F5h)	SBRAM_PACKET[63:56]	7:0	See description of '14E8h'.	T		
3Eh	REG14F8	7:0	Default : 0x00	Access : R/W		
(14F8h)	SBRAM_PACKET[71:64]	7:0	See description of '14E8h'.			



GPS0 Reg	gister (Bank = 0A)			
Index (Absolute)	Mnemonic	Bit	Description	
3Eh	REG14F9	7:0	Default : 0x00	Access : R/W
(14F9h)	SBRAM_PACKET[79:72]	7:0	See description of '14E8h'.	
3Fh	REG14FC	7:0	Default : 0x00	Access : R/W
(14FCh)	SBRAM_PACKET[87:80]	7:0	See description of '14E8h'.	
3Fh	REG14FD	7:0	Default : 0x00	Access : R/W
(14FDh)	SBRAM_PACKET[95:88]	7:0	See description of '14E8h'.	
40h	REG1500	7:0	Default : 0x00	Access : R/W
(1500h)	SBRAM_PACKET[103:96]	7:0	See description of '14E8h'.	O
40h	REG1501	7:0	Default : 0x00	Access : R/W
(1501h)	SBRAM_PACKET[111:104]	7:0	See description of '14E8h'.	
41h	REG1504	7:0	Default : 0x00	Access : R/W
(1504h)	SBRAM_PACKET[119:112]	7:0	See description of '14E8h'.	
41h	REG1505	7:0	Default: 0x00	Access : R/W
(1505h)	SBRAM_PACKET[127:120]	7:0	See description of '14E8h'.	
42h	REG1508	7:0	Default : 0x00	Access : R/W
(1508h)	SBRAM_PACKET[135:128]	7:0	See description of '14E8h'.	
42h	REG1509	7:0	Default: 0x00	Access : R/W
(1509h)	SBRAM_PACKET[143:136]	7:0	See description of '14E8h'.	
43h	REG150C	7:0	Default: 0x00	Access : R/W
(150Ch)	SBRAM_PACKET[151:144]	7:0	See description of '14E8h'.	
43h	REG150D	7:0	Default : 0x00	Access : R/W
(150Dh)	SBRAM_PACKET[159:152]	7:0	See description of '14E8h'.	
44h	REG1510	7:0	Default : 0x00	Access : R/W
(1510h)	SBRAM_PACKET[167:160]	7:0	See description of '14E8h'.	
44h	REG1511	7:0	Default : 0x00	Access : R/W
(1511h)	SBRAM_PACKET[175:168]	7:0	See description of '14E8h'.	
45h	REG1514	7:0	Default : 0x00	Access : R/W
(1514h)	SBRAM_PACKET[183:176]	7:0	See description of '14E8h'.	
45h	REG1515	7:0	Default : 0x00	Access : R/W
(1515h)	SBRAM_PACKET[191:184]	7:0	See description of '14E8h'.	
46h	REG1518	7:0	Default : 0x00	Access : R/W
(1518h)	SBRAM_PACKET[199:192]	7:0	See description of '14E8h'.	
46h	REG1519	7:0	Default : 0x00	Access : R/W



	Coc. No.: 2011010027 GPS0 Register (Bank = 0A)				
		Ĭ	1		
Index (Absolute)	Mnemonic	Bit	Description		
(1519h)	SBRAM_PACKET[207:200]	7:0	See description of '14E8h'.		
47h	REG151C	7:0	Default: 0x00	Access : R/W	
(151Ch)	SBRAM_PACKET[215:208]	7:0	See description of '14E8h'.		
47h	REG151D	7:0	Default: 0x00	Access : R/W	
(151Dh)	SBRAM_PACKET[223:216]	7:0	See description of '14E8h'.		
48h	REG1520	7:0	Default: 0x00	Access : R/W	
(1520h)	SBRAM_PACKET[231:224]	7:0	See description of '14E8h'.	~ O * ·	
48h	REG1521	7:0	Default : 0x00	Access : R/W	
(1521h)	SBRAM_PACKET[239:232]	7:0	See description of '14E8h'.		
49h	REG1524	7:0	Default : 0x00	Access : R/W	
(1524h)	SBRAM_PACKET[247:240]	7:0	See description of '14E8h'.		
49h	REG1525	7:0	Default : 0x00	Access : R/W	
(1525h)	SBRAM_PACKET[255:248]	7:0	See description of '14E8h'.		
4Ah	REG1528	7:0	Default: 0x00	Access : R/W	
(1528h)	SBRAM_PACKET[263:256]	7:0	See description of '14E8h'.		
4Ah	REG1529	7:0	Default: 0x00	Access : R/W	
(1529h)	SBRAM_PACKET[271:264]	7:0	See description of '14E8h'.		
4Bh	REG152C	7:0	Default: 0x00	Access : R/W	
(152Ch)	SBRAM_PACKET[279:272]	7:0	See description of '14E8h'.		
4Bh	REG152D	7:0	Default: 0x00	Access : R/W	
(152Dh)	SBRAM_PACKET[287:280]	7:0	See description of '14E8h'.		
4Ch	REG1530	7:0	Default : 0x00	Access : R/W	
(1530h)	SBRAM_PACKET[295:288]	7:0	See description of '14E8h'.		
4Ch	REG1531	7:0	Default : 0x00	Access : R/W	
(1531h)	SBRAM_PACKET[303:296]	7:0	See description of '14E8h'.		
4Dh	REG1534	7:0	Default : 0x00	Access : R/W	
(1534h)	SBRAM_PACKET[311:304]	7:0	See description of '14E8h'.		
4Dh	REG1535	7:0	Default : 0x00	Access : R/W	
(1535h)	SBRAM_PACKET[319:312]	7:0	See description of '14E8h'.	1	
4Eh	REG1538	7:0	Default : 0x00	Access : R/W	
(1538h)	SBRAM_PACKET[327:320]	7:0	See description of '14E8h'.		
4Eh	REG1539	7:0	Default : 0x00	Access : R/W	
(1539h)	SBRAM_PACKET[335:328]	7:0	See description of '14E8h'.		



		Doc. No.: 2011010027 GPS0 Register (Bank = 0A)					
Index	Mnemonic	Bit	Description				
(Absolute)							
4Fh	REG153C	7:0	Default : 0x00	Access : R/W			
(153Ch)	SBRAM_PACKET[343:336]	7:0	See description of '14E8h'.				
4Fh	REG153D	7:0	Default : 0x00	Access : R/W			
(153Dh)	SBRAM_PACKET[351:344]	7:0	See description of '14E8h'.				
50h	REG1540	7:0	Default : 0x00	Access : R/W			
(1540h)	SBRAM_PACKET[359:352]	7:0	See description of '14E8h'.				
50h	REG1541	7:0	Default : 0x00	Access : R/W			
(1541h)	SBRAM_PACKET[367:360]	7:0	See description of '14E8h'.				
51h	REG1544	7:0	Default : 0x00	Access: R/W			
(1544h)	SBRAM_PACKET[375:368]	7:0	See description of '14E8h'.				
51h	REG1545	7:0	Default : 0x00	Access: R/W			
(1545h)	SBRAM_PACKET[383:376]	7:0	See description of '14E8h'.				
52h	REG1548	7:0	Default: 0x00	Access : RO			
(1548h)	GPS_ME_MARKER[7:0]	7:0	Value of gps me marker.				
52h	REG1549	7:0	Default : 0x00	Access : RO			
(1549h)	-	7:5	Reserved.				
	GPS_ME_MARKER[12:8]	4:0	See description of '1548h'.				
54h	REG1550	7:0	Default : 0x00	Access : RO			
(1550h)	WATCHER_STATUS[7:0]	7:0	Value of watcher interrupts.				
54h	REG1551	7:0	Default : 0x00	Access : RO			
(1551h)	WATCHER_STATUS[15:8]	7:0	See description of '1550h'.				
55h	REG1554	7:0	Default : 0x00	Access: RO			
(1554h)	-	7:4	Reserved.				
5	WATCHER_STATUS[19:16]	3:0	See description of '1550h'.				
56h	REG1558	7:0	Default : 0x00	Access: R/W			
(1558h)		7:5	Reserved.				
	WATCHER_NUM[4:0]	4:0	Debug number of watcher cha	annel.			
57h	REG155C	7:0	Default : 0x00	Access: R/W			
(155Ch)	WATCHER_MARK[7:0]	7:0	Debug mark of current debug	watcher channel.			
57h	REG155D	7:0	Default : 0x00	Access: R/W			
(155Dh)	-	7	Reserved.				
	WATCHER_MARK[14:8]	6:0	See description of '155Ch'.				
59h	REG1564	7:0	Default : 0x00	Access : R/W			



Doc. No.: 2011010027						
GPS0 Register (Bank = 0A)						
Index (Absolute)	Mnemonic	Bit	Description			
(1564h)	LONG_IRQ_LENGTH[7:0]	7:0	Duration of long irq (in packets).			
59h	REG1565	7:0	Default : 0x00	Access : R/W		
(1565h)	-	7:6	Reserved.			
	LONG_IRQ_LENGTH[13:8]	5:0	See description of '1564h'.			
5Ah (1568h)	REG1568	7:0	Default : 0x00	Access : R/W		
	SHORT_IRQ_LENGTH[7:0]	7:0	Duration of short irq (in packets).			
5Bh (156Ch)	REG156C	7:0	Default : 0x00	Access : R/W		
	WRME_LENGTH[7:0]	7:0	Duration of WRME signal (in packets).			
5Bh (156Dh)	REG156D	7:0	Default : 0x00	Access : R/W		
	-	7:6	Reserved.			
	WRME_LENGTH[13:8]	5:0	See description of '156Ch'.			
5Ch (1570h)	REG1570	7:0	Default : 0x00	Access : R/W		
	MINT_LENGTH[7:0]	7:0	Delay of MINT signal after WRME (in packets).			
5Ch (1571h)	REG1571	7:0	Default : 0x00	Access : R/W		
	-	7:6	Reserved.			
	MINT_LENGTH[13:8]	5:0	See description of '1570h'.			
5Eh	REG1578	7:0	Default: 0x00	Access : RO		
(1578h)	GPS_BLANKING[7:0]	7:0	Value of gps blanking counter in SigBuffer.			
5Eh	REG1579	7:0	Default : 0x00	Access : RO		
(1579h)	- ()	7	Reserved.			
	GPS_BLANKING[14:8]	6:0	See description of '1578h'.			
60h	REG1580	7:0	Default : 0x00	Access : R/W		
(1580h)	INIT_G2[7:0]	7:0	Satellite Vehicle Gold Code Initial Phase.			
	411.		If written with zero the code is disabled.			
60h	REG1581	7:0	Default : 0x00	Access : R/W		
(1581h)	SN_MIX_MODE[1:0]	7:6	S_N_Mixer_MODE (2'd1), 0/1/2/3 = Noise/Sig+Noise/Sig/Zero.			
	SIG_POWER[3:0]	5:2	Signal_power (4'd12).			
	INIT_G2[9:8]	1:0	See description of '1580h'.			
61h (1584h)	REG1584	7:0	Default : 0x00	Access : R/W		
	-	7:4	Reserved.			
	ISIM_BLANKING_EN	3	ISIM blanking function enable ('1' - ISIM mode, '0' - normal mode).			



(15A4h)

SAT_DATA[39:32]

	010027					
GPS0 Register (Bank = 0A)						
Index (Absolute)	Mnemonic	Bit	Description			
	SAT_DATA_EN	2	GPS Satellite Data Enabled.			
	-	1	Reserved.			
	WORK_EN	0	Internal Simulation Enabled.			
62h	REG1588	7:0	Default : 0x00	Access : R/W		
(1588h)	CODE_PHASE_INC[7:0]	7:0	Code Increment.			
62h	REG1589	7:0	Default : 0x00	Access : R/W		
(1589h)	CODE_PHASE_INC[15:8]	7:0	See description of '1588h'.	~ O '		
63h	REG158C	7:0	Default : 0x00	Access : R/W		
(158Ch)	CODE_PHASE_INC[23:16]	7:0	See description of '1588h'.			
63h	REG158D	7:0	Default : 0x00	Access : R/W		
(158Dh)	CODE_PHASE_INC[31:24]	7:0	See description of '1588h'.			
64h	REG1590	7:0	Default : 0x00	Access : R/W		
(1590h)	CARR_PHASE_INC[7:0]	7:0	Doppler + IF Increment.			
64h	REG1591	7:0	Default : 0x00	Access : R/W		
(1591h)	CARR_PHASE_INC[15:8]	7:0	See description of '1590h'.			
65h	REG1594	7:0	Default : 0x00	Access : R/W		
(1594h)	CARR_PHASE_INC[23:16]	7:0	See description of '1590h'.			
65h	REG1595	7:0	Default : 0x00	Access : R/W		
(1595h)	CARR_PHASE_INC[31:24]	7:0	See description of '1590h'.			
66h	REG1598	7:0	Default : 0x00	Access : R/W		
(1598h)	NOISE_SEED[7:0]	7:0	Noise Seed.			
66h	REG1599	7:0	Default : 0x00	Access : R/W		
(1599h)	NOISE_SEED[15:8]	7:0	See description of '1598h'.			
67h	REG159C	7:0	Default : 0x00	Access : R/W		
(159Ch)	SAT_DATA[7:0]	7:0	Satellite Data.			
67h	REG159D	7:0	Default : 0x00	Access : R/W		
(159Dh)	SAT_DATA[15:8]	7:0	See description of '159Ch'.			
68h	REG15A0	7:0	Default : 0x00	Access : R/W		
(15A0h)	SAT_DATA[23:16]	7:0	See description of '159Ch'.			
68h	REG15A1	7:0	Default : 0x00	Access : R/W		
(15A1h)	SAT_DATA[31:24]	7:0	See description of '159Ch'.			
69h	REG15A4	7:0	Default : 0x00	Access : R/W		

7:0

See description of '159Ch'.



Index (Absolute)	Mnemonic	Bit	Description	
69h	REG15A5	7:0	Default : 0x00	Access : R/W
(15A5h)	SAT_DATA[47:40]	7:0	See description of '159Ch'.	
6Ah	REG15A8	7:0	Default: 0x00	Access : R/W
(15A8h)	SAT_DATA[55:48]	7:0	See description of '159Ch'.	
6Ah	REG15A9	7:0	Default : 0x00	Access : R/W
(15A9h)	SAT_DATA[63:56]	7:0	See description of '159Ch'.	1
6Bh	REG15AC	7:0	Default : 0x00	Access : R/W
(15ACh)	SAT_DATA[71:64]	7:0	See description of '159Ch'.	U
6Bh	REG15AD	7:0	Default : 0x00	Access : R/W
(15ADh)	SAT_DATA[79:72]	7:0	See description of '159Ch'.	
6Ch	REG15B0	7:0	Default : 0x00	Access : R/W
(15B0h)	SAT_DATA[87:80]	7:0	See description of '159Ch'.	
6Ch	REG15B1	7:0	Default : 0x00	Access : R/W
(15B1h)	SAT_DATA[95:88]	7:0	See description of '159Ch'.	
6Dh	REG15B4	7:0	Default : 0x00	Access : R/W
(15B4h)	-	7:4	Reserved.	
	SAT_DATA[99:96]	3:0	See description of '159Ch'.	
76h	REG15D8	7:0	Default : 0x00	Access : R/W
(15D8h)	BLANKING_1_LENGTH[7:0]	7:0	Blanking active length (in ma	aster clocks).
76h	REG15D9	7:0	Default : 0x00	Access : R/W
(15D9h)	BLANKING_1_LENGTH[15:8]	7:0	See description of '15D8h'.	
77h	REG15DC	7:0	Default : 0x00	Access : R/W
(15DCh)	- 10	7:3	Reserved.	
5	BLANKING_1_LENGTH[18:16]	2:0	See description of '15D8h'.	
40	n.e.			

Doc. No.: 2011010027

GPS1 Register (Bank = 0B)

GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG1604	7:0	Default : 0x30	Access : R/W
(1604h)	-	7:6	Reserved.	
	DDC_SW_RST	5	Software reset for ddc circuit,	, 1 for reset.
	CWR_SW_RST	4	Software reset for cwr circuit,	, 1 for reset.
	FLOW_CONTROL[3:0]	3:0	CWR unit control mode setting. bit3: 0 for auto mode, 1 for manual mode. bit2: (manual mode) 1 for active CWR detection. bit1: (manual mode) 1 for active CWR selection. bit0: (manual mode) 1 for active notch coefficient calculator.	
02h	REG1608	7:0	Default : 0x00	Access : R/W
(1608h)	-	7:5	Reserved.	
	CLK_2X_MODE	4	(RTL use) 1: clock 2x filter, 0: clock_1x filter (for FPGA).	
	ISIM_IN_SEL	3	ISIM test pattern input select 1: ISIM pattern. 0: RF input.	ion.
DDC_DEBUG_SEL[2:0]		2:0	Debug output. 000: Disable. 001: Afe input. 010: Ddc_mixer input. 011: Ddc_lpf input. 100: Ddc_intp input. 101: Ddc_adap_qua input. 110: ISIM output.	
03h	REG160C	7:0	Default : 0x10	Access : R/W
(160Ch)	FREQ_MIXER0[7:0]	7:0	First frequency of CWR mixer	(= freq_mixer/2 ¹⁴ * fs).
03h	REG160D	7:0	Default : 0x45	Access : R/W
(160Dh)	SWEEP_MODE[1:0]	7:6	Sweep mode: 0=> fixed, 1=: 2=>mode2 (8 histogram).	>mode1 (4 histogram)
	FREQ_MIXER0[13:8]	5:0	See description of '160Ch'.	T
04h	REG1610	7:0	Default : 0x09	Access : R/W
(1610h)	INIT_PN[7:0]	7:0	Initial noise power as floating	format.
04h	REG1611	7:0	Default : 0x02	Access : R/W
(1611h)	-	7:2	Reserved.	



	Doc. No.: 2011010027 GPS1 Register (Bank = 0B)					
Index (Absolute)	Mnemonic	Bit	Description			
	INIT_PN[9:8]	1:0	See description of '1610h'.			
05h	REG1614	7:0	Default : 0x90	Access : R/W		
(1614h)	LEAKAGE_MODE	7	0/1: turn off/on leakage.			
	PN_RATIO[6:0]	6:0	Ratio to exclude non-noise signatio = PN_RATIO*2^-3.	gnals, <4,3>.		
05h	REG1615	7:0	Default : 0x0F	Access : R/W		
(1615h)	-	7:6	Reserved.	~O*'		
	LTH3[5:0]	5:0	Leakage threshold of floating <5,0>.	exponent for alpha=1-2^-3		
06h	REG1618	7:0	Default : 0x4E	Access : R/W		
(1618h) LTH5[1:0] 7:6 Leakage threshold of floating ex-		exponent for alpha=1-2^-5				
	LTH4[5:0]	5:0	Leakage threshold of floating <5,0>.	exponent for alpha=1-2^-4		
06h (1619h)	REG1619	7:0	Default: 0x03	Access : R/W		
	-	7:4	Reserved.			
	LTH5[5:2]	3:0	See description of '1618h'.			
07h	REG161C	7:0	Default: 0x04	Access : R/W		
(161Ch)	SCALE_THRES_IN[7:0]	7:0	Dynamic scale threshold of FF	= T.		
07h	REG161D	7:0	Default : 0x00	Access : R/W		
(161Dh)	- ()	7:2	Reserved.			
	SCALE_THRES_IN[9:8]	1:0	See description of '161Ch'.			
08h	REG1620	7:0	Default : 0x01	Access : R/W		
(1620h)	-	7:5	Reserved.			
19	FFT_LATENCY[1:0]	4:3	(RTL use) 0: 2048 samples at 1: 4096, 2: 8192.	: 16MHzI,		
KO	UPDATE_NOTCH_HIST[2:0]	2:0	Update notch filter for each 2	^n histogram, 3-b, (n=0~7).		
09h	REG1624	7:0	Default : 0x40	Access : R/W		
(1624h)	MAX_NP[7:0]	7:0	Max. number exceeding thres	shold during a cluster.		
09h	REG1625	7:0	Default : 0x03	Access : R/W		
(1625h)	-	7:3	Reserved.			
	MAX_NH[2:0]	2:0	Number of hysterics for CW selection.			
0Ah	REG1628	7:0	Default : 0xE0	Access : R/W		



GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
(1628h)	FC0[7:0]	7:0	Frequency of histogram index 0, <-1, 14>. (1296-4*140=736=0x2E0).	
0Ah	REG1629	7:0	Default : 0x02	Access : R/W
(1629h)	-	7:5	Reserved.	
	FC0[12:8]	4:0	See description of '1628h'.	
0Bh	REG162C	7:0	Default : 0x0F	Access : R/W
(162Ch)	-	7	Reserved.	~O**
	TH_RATIO[6:0]	6:0	Threshold ratio for CW tones Ratio=TH_RATIO*2^-3. Threshold=ratio * estimated_	
0Bh	REG162D	7:0	Default : 0x0C	Access : R/W
(162Dh)	-	7	Reserved.	
	INTP_R1[6:0] 6:0 Ratio 1 of linear interpolator <4,3 R1=INTP_R1*2^-3.		<4,3>.	
0Ch (1630h)	REG1630	7:0	Default: 0x20	Access : R/W
	-	7	Reserved.	
	INTP_R2[6:0]	6:0	Ratio 2 of linear interpolator <4,3>. R2=INTP_R2*2^-3.	
0Dh	REG1634	7:0	Default : 0x1E	Access : R/W
(1634h)	TH_PN1[7:0]	7:0	CW power threshold ratio 1, TH1=255x.	<8,0>.
0Dh	REG1635	7:0	Default : 0x3A	Access : R/W
(1635h)	TH_PN2[7:0]	7:0	CW power threshold ratio 2, TH2=225*2^-1=112.5x.	<7,1>.
0Eh	REG1638	7:0	Default : 0x50	Access : R/W
(1638h)	TH_PN3[7:0]	7:0	CW power threshold ratio 3, TH3=160*2^-2=40x.	<6,2>.
0Eh	REG1639	7:0	Default: 0x23	Access : R/W
(1639h)	TH_PN4[7:0]	7:0	CW power threshold ratio 4, TH4=35*2^-3=4.375x.	<5,3>.
0Fh	REG163C	7:0	Default : 0x0C	Access : R/W
(163Ch)	-	7:5	Reserved.	
	A2FIX_M1[4:0]	4:0	A2fix setting=12, main lobe, filters.	>80dBHz, cascade 2 notch
0Fh	REG163D	7:0	Default : 0x1F	Access : R/W



GPS1 Re	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
(163Dh)	-	7:5	Reserved.	
	A2FIX_M10[4:0]	4:0	A2fix setting=31, main lobe, >80dBHz, 1 notch filters.	
10h	REG1640	7:0	Default : 0x0C	Access : R/W
(1640h)	-	7:5	Reserved.	
	A2FIX_S1[4:0]	X_S1[4:0] 4:0 A2fix setting=12, side lobe, >80dBHz, of filters.		>80dBHz, cascade 2 notch
10h	REG1641	7:0	Default : 0x1F	Access: R/W
(1641h)	-	7:5	Reserved.	
	A2FIX_S10[4:0]	4:0	A2fix setting=31, side lobe,	>80dBHz, 1 notch filters.
11h	REG1644	7:0	Default : 0x07	Access : R/W
(1644h)	-	7:5	Reserved.	
	A2FIX_M2[4:0]	4:0	A2fix setting=7, main lobe,	>70dBHz, cascade 2 notch
			filters.	1
11h	REG1645	7:0	Default : 0x1F	Access: R/W
(1645h)	-	7:5	Reserved.	
	A2FIX_M20[4:0]	4:0	A2fix setting=31, main lobe, >70dBHz, 1 notch filters.	
12h	REG1648	7:0	Default : 0x07	Access : R/W
(1648h)	-	7:5	Reserved.	
	A2FIX_S2[4:0]	4:0	A2fix setting=7, side lobe, > Cascade 2 notch filters.	>70dBHz,.
12h	REG1649	7:0	Default : 0x1F	Access : R/W
(1649h)	4 6	7:5	Reserved.	
~~?	A2FIX_S20[4:0]	4:0	A2fix setting=31, side lobe,	>70dBHz, 1 notch filters.
13h	REG164C	7:0	Default : 0x05	Access: R/W
(164Ch)	- 1	7:5	Reserved.	
60	A2FIX_M3[4:0]	4:0	A2fix setting=5, main lobe, >60dBHz, cascade 2 notch filters.	
13h	REG164D	7:0	Default : 0x0E	Access : R/W
(164Dh)	-	7:5	Reserved.	
	A2FIX_M30[4:0]	4:0	A2fix setting=14, main lobe	, >60dBHz, 1 notch filters.
14h	REG1650	7:0	Default : 0x14	Access : R/W
(1650h)	-	7:5	Reserved.	
	A2FIX_S30[4:0]	4:0	A2fix setting=20, side lobe,	>60dBHz, 1 notch filters.



GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
14h	REG1651	7:0	Default : 0x04	Access : R/W
(1651h)	-	7:5	Reserved.	
	A2FIX_M4[4:0]	4:0	A2fix setting=4, main lobe, filters.	>50dBHz, cascade 2 notch
15h	REG1654	7:0	Default : 0x08	Access : R/W
(1654h)	-	7:5	Reserved.	
	A2FIX_M40[4:0]	4:0	A2fix setting=8, main lobe,	>50dBHz, 1 notch filters.
15h	REG1655	7:0	Default : 0x08	Access : R/W
(1655h)	-	7:5	Reserved.	
	A2FIX_S40[4:0]	4:0	A2fix setting=8, side lobe, >	50dBHz, 1 notch filters.
16h	REG1658	7:0	Default : 0x05	Access : R/W
(1658h)	-	7:5	Reserved.	
	A2FIX_M50[4:0]	4:0	A2fix setting=5, main lobe,	<50dBHz, 1 notch filters.
16h	REG1659	7:0	Default: 0x05	Access : R/W
(1659h)	-	7:5	Reserved.	
	A2FIX_S50[4:0]	4:0	A2fix setting=5, side lobe, <50dBHz, 1 notch filters.	
17h	REG165C	7:0	Default : 0xE8	Access: R/W
(165Ch)	FC_TH_HI[7:0]	7:0	Main lobe boundary: high th	reshold.
17h	REG165D	7:0	Default : 0x13	Access: R/W
(165Dh)	- 69 0	7:5	Reserved.	
	FC_TH_HI[12:8]	4:0	See description of '165Ch'.	
18h	REG1660	7:0	Default : 0x18	Access: R/W
(1660h)	FC_TH_LO[7:0]	7:0	Main lobe boundary: low thr	reshold.
18h	REG1661	7:0	Default : 0x0C	Access: R/W
(1661h)	-	7:5	Reserved.	
	FC_TH_LO[12:8]	4:0	See description of '1660h'.	
19h	REG1664	7:0	Default : 0x00	Access : R/W
		DDC_mixer center frequence Fc/fs*2^24 (4.092/16.368*.	•	
19h	REG1665	7:0	Default : 0x00	Access : R/W
(1665h)	DELTA_PH[15:8]	7:0	See description of '1664h'.	
1Ah	REG1668	7:0	Default : 0x40	Access : R/W
(1668h)	DELTA_PH[23:16]	7:0	See description of '1664h'.	



Semiconductor Doc. No.: 2011010027					
GPS1 Reg	jister (Bank = 0B)				
Index (Absolute)	Mnemonic	Bit	Description		
1Bh	REG166C	7:0	Default : 0x2B	Access : R/W	
(166Ch)	INV_R[7:0]	7:0	Reciprocal of r=fout/fs, form =>INV_R=fs/fout*2^4 (16.3	· · · · · · · · · · · · · · · · · · ·	
1Ch	REG1670	7:0	Default : 0x06	Access : R/W	
(1670h)	NCO_INC[7:0]	7:0	NCO_INC of interpolator, for Ft/fs (ft: target freq.) (6.144)	▼	
1Ch	REG1671	7:0	Default : 0x18	Access: R/W	
(1671h)	NCO_INC[15:8]	7:0	See description of '1670h'.		
1Dh	REG1674	7:0	Default : 0x60	Access : R/W	
(1674h)	NCO_INC[23:16]	7:0	See description of '1670h'.		
1Dh	REG1675	7:0	Default : 0x80	Access : R/W	
(1675h)	NCO_INC[31:24]	7:0	See description of '1670h'.		
1Eh	REG1678	7:0	Default : 0x01	Access : R/W	
(1678h)	NCO_INC[39:32]	7:0	See description of '1670h'.		
(1679h)	REG1679	7:0	Default : 0x06	Access : R/W	
	NCO_INC[47:40]	7:0	See description of '1670h'.	1	
1Fh	REG167C	7:0	Default: 0x18	Access : R/W	
(167Ch)	NCO_INC[55:48]	7:0	See description of '1670h'.	T	
1Fh	REG167D	7:0	Default : 0x60	Access : R/W	
(167Dh)	NCO_INC[63:56]	7:0	See description of '1670h'.		
20h	REG1680	7:0	Default : 0x00	Access : R/W	
(1680h)	TH_LOAD[7:0]	7:0	Initial threshold value of ada		
20h (1681h)	REG1681	7:0	Default : 0x04	Access: R/W	
(100111)		7:6	Reserved.		
	TH_LOAD[13:8]	5:0	See description of '1680h'.		
21h (1684h)	REG1684	7:0	Default : 0x07	Access : R/W	
(200711)	- FDAC THE2-03	7:4	Reserved.	akianal nauke ('	
	FRAC_TH[3:0]	3:0	Number bits of threshold fractionate). Limited to 0-10.	ctional parts (as convergent	
23h	REG168C	7:0	Default : 0xFF	Access : R/W	
(168Ch)	WCNT_SW[7:0]	7:0	Bit12=0, Start to switch when word count=WCNT_SW[11:0]. Bit12=1 (WCNT_SW='1FFF') start to switch at any wcnt.		



Semicol Doc No : 20110	nductor		Trom	minary Data Sheet Version 0.1
GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
23h	REG168D	7:0	Default : 0x1F	Access : R/W
(168Dh)	-	7:6	Reserved.	
	MODE2M6M	5	0: Switch to 2M, 1: switch to	6M.
	WCNT_SW[12:8]	4:0	See description of '168Ch'.	
24h	REG1690	7:0	Default : 0x00	Access : R/W
(1690h)	COEF_A2FIX_1[2:0]	7:5	Notch filter coefficient softwa	re control.
	COEF_A2FIX_0[4:0]	4:0	Notch filter coefficient softwa	re control.
24h	REG1691	7:0	Default : 0x00	Access : R/W
(1691h)	-	7	Reserved.	
	COEF_A2FIX_2[4:0]	6:2	Notch filter coefficient software control.	
	COEF_A2FIX_1[4:3]	1:0	See description of '1690h'.	
25h	REG1694	7:0	Default : 0x00	Access : R/W
(1694h)	COEF_A2FIX_4[2:0]	7:5	Notch filter coefficient softwa	re control.
	COEF_A2FIX_3[4:0]	4:0	Notch filter coefficient softwa	re control.
25h	REG1695	7:0	Default : 0x00	Access : R/W
(1695h)	-	70	Reserved.	
	COEF_A2FIX_5[4:0]	6:2	Notch filter coefficient softwa	re control.
	COEF_A2FIX_4[4:3]	1:0	See description of '1694h'.	
26h	REG1698	7:0	Default : 0x00	Access : R/W
(1698h)	COEF_A2FIX_7[2:0]	7:5	Notch filter coefficient softwa	re control.
	COEF_A2FIX_6[4:0]	4:0	Notch filter coefficient softwa	re control.
26h	REG1699	7:0	Default : 0x00	Access : R/W
(1699h)	- 10	7	Reserved.	
5	COEF_A2FIX_8[4:0]	6:2	Notch filter coefficient softwa	re control.
	COEF_A2FIX_7[4:3]	1:0	See description of '1698h'.	
27h	REG169C	7:0	Default : 0x00	Access : R/W
(169Ch)	-	7:5	Reserved.	
	COEF_A2FIX_9[4:0]	4:0	Notch filter coefficient softwa	re control.
28h	REG16A0	7:0	Default : 0xFF	Access : R/W
(16A0h)	IIR_BYPASS_CONTROL[7:0]	7:0	Notch filter bypass control, 10 bit=1/0: bypass/enable, LSB	Obits for 10 filters,
28h	REG16A1	7:0	Default : 0x03	Access : R/W
(16A1h)	-	7:2	Reserved.	-
	I.			



	Doc. No.: 2011010027 GPS1 Register (Bank = 0B)					
Index (Absolute)	Mnemonic	Bit	Description			
	IIR_BYPASS_CONTROL[9:8]	1:0	See description of '16A0h'.			
29h	REG16A4	7:0	Default : 0x00	Access : R/W		
(16A4h)	COEF_A1_0[7:0]	7:0	Notch filter coefficient softwa	re control.		
29h	REG16A5	7:0	Default : 0x00	Access : R/W		
(16A5h)	-	7	Reserved.			
	COEF_A1_0[14:8]	6:0	See description of '16A4h'.			
2Ah	REG16A8	7:0	Default : 0x00	Access : R/W		
(16A8h)	COEF_A1_1[7:0]	7:0	Notch filter coefficient softwa	re control.		
2Ah	REG16A9	7:0	Default : 0x00	Access : R/W		
(16A9h)	-	7	Reserved.			
	COEF_A1_1[14:8]	6:0	See description of '16A8h'.			
2Bh	REG16AC	7:0	Default : 0x00	Access : R/W		
(16ACh)	COEF_A1_2[7:0]	7:0	Notch filter coefficient software control.			
2Bh	REG16AD	7:0	Default: 0x00	Access : R/W		
(16ADh)	-	7	Reserved.			
	COEF_A1_2[14:8]	6:0	See description of '16ACh'.			
2Ch	REG16B0	7:0	Default: 0x00	Access : R/W		
(16B0h)	COEF_A1_3[7:0]	7:0	Notch filter coefficient softwa	re control.		
2Ch	REG16B1	7:0	Default : 0x00	Access : R/W		
(16B1h)	- 6	7	Reserved.			
	COEF_A1_3[14:8]	6:0	See description of '16B0h'.			
2Dh	REG16B4	7:0	Default : 0x00	Access : R/W		
(16B4h)	COEF_A1_4[7:0]	7:0	Notch filter coefficient softwa	re control.		
2Dh	REG16B5	7:0	Default : 0x00	Access : R/W		
(16B5h)	-	7	Reserved.			
40	COEF_A1_4[14:8]	6:0	See description of '16B4h'.	T		
2Eh	REG16B8	7:0	Default : 0x00	Access : R/W		
(16B8h)	COEF_A1_5[7:0]	7:0	Notch filter coefficient softwa	re control.		
2Eh	REG16B9	7:0	Default : 0x00	Access : R/W		
(16B9h)	-	7	Reserved.			
	COEF_A1_5[14:8]	6:0	See description of '16B8h'.	T		
2Fh	REG16BC	7:0	Default : 0x00	Access : R/W		
(16BCh)	COEF_A1_6[7:0]	7:0	Notch filter coefficient softwa	re control.		



Doc. No.: 2011	nductor manage			
GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
2Fh	REG16BD	7:0	Default : 0x00	Access : R/W
(16BDh)	-	7	Reserved.	
	COEF_A1_6[14:8]	6:0	See description of '16BCh'.	
30h	REG16C0	7:0	Default : 0x00	Access : R/W
(16C0h)	COEF_A1_7[7:0]	7:0	Notch filter coefficient softwa	are control.
30h	REG16C1	7:0	Default : 0x00	Access : R/W
(16C1h)	-	7	Reserved.	~ O '
	COEF_A1_7[14:8]	6:0	See description of '16C0h'.	
31h	REG16C4	7:0	Default: 0x00	Access : R/W
(16C4h)	COEF_A1_8[7:0]	7:0	Notch filter coefficient softwa	are control.
31h	REG16C5	7:0	Default: 0x00	Access : R/W
(16C5h)	-	7	Reserved.	
	COEF_A1_8[14:8]	6:0	See description of '16C4h'.	
(4.660L)	REG16C8	7:0	Default: 0x00	Access : R/W
	COEF_A1_9[7:0]	7:0	Notch filter coefficient software control.	
32h	REG16C9	7:0	Default: 0x00	Access : R/W
(16C9h)	COEF_CPU_SET_PULSE	7	Notch filter coefficient active.	
			SW: Setting as 0->1->0 (nee	ed two steps).
	COEF_A1_9[14:8]	6:0	See description of '16C8h'.	
33h	REG16CC	7:0	Default : 0x00	Access : R/W
(16CCh)	READ_HIST_ADDR[7:0]	7:0	Hist ram read address.	1
33h	REG16CD	7:0	Default : 0x00	Access : R/W
(16CDh)	-	7:5	Reserved.	
5	CPU_READ_PULSE	4	Hist ram read active.	
1			SW: Setting as 0->1->0 (nee	ed two steps).
10	- 0	3	Reserved.	
KO	READ_HIST_ADDR[10:8]	2:0	See description of '16CCh'.	
35h	REG16D4	7:0	Default : 0x00	Access : RO
(16D4h)	-	7:5	Reserved.	
	STATE_CWR[4:0]	4:0	State machine for cwr.	1
35h	REG16D5	7:0	Default : 0x00	Access : RO
(16D5h)	-	7	Reserved.	
	STATE_NOTCH_CALC[2:0]	6:4	State machine for notch calc.	



Semiconductor					
GPS1 Reg	gister (Bank = 0B)				
Index (Absolute)	Mnemonic	Bit	Description		
	STATE_SELECT[3:0]	3:0	State machine for select.		
36h	REG16D8	7:0	Default : 0x00	Access : RO	
(16D8h)	READ_HIST_DATA[7:0]	7:0	Hist ram data out.		
36h	REG16D9	7:0	Default : 0x00	Access : RO	
(16D9h)	-	7:6	Reserved.		
	NC[3:0]	5:2	Select output.		
	READ_HIST_DATA[9:8]	1:0	See description of '16D8h'.	~O'	
37h	REG16DC	7:0	Default : 0x00	Access : RO	
(16DCh)	CLUSTER_FC_0[7:0]	7:0	Select output.		
37h	REG16DD	7:0	Default : 0x00	Access : RO	
(16DDh)	-	7:5	Reserved.		
	CLUSTER_FC_0[12:8]	4:0	See description of '16DCh'.		
38h	REG16E0	7:0	Default: 0x00	Access : RO	
(16E0h)	CLUSTER_FC_1[7:0]	7:0	Select output.		
38h	REG16E1	7:0	Default : 0x00	Access : RO	
(16E1h)	-	7:5	Reserved.		
	CLUSTER_FC_1[12:8]	4:0	See description of '16E0h'.		
39h	REG16E4	7:0	Default : 0x00	Access : RO	
(16E4h)	CLUSTER_FC_2[7:0]	7:0	Select output.		
39h	REG16E5	7:0	Default : 0x00	Access : RO	
(16E5h)		7:5	Reserved.		
	CLUSTER_FC_2[12:8]	4:0	See description of '16E4h'.		
3Ah	REG16E8	7:0	Default : 0x00	Access : RO	
(16E8h)	CLUSTER_FC_3[7:0]	7:0	Select output.		
3Ah	REG16E9	7:0	Default : 0x00	Access : RO	
(16E9h)		7:5	Reserved.		
	CLUSTER_FC_3[12:8]	4:0	See description of '16E8h'.		
3Bh	REG16EC	7:0	Default : 0x00	Access : RO	
(16ECh)	CLUSTER_FC_4[7:0]	7:0	Select output.		
3Bh	REG16ED	7:0	Default : 0x00	Access : RO	
(16EDh)	-	7:5	Reserved.		
	CLUSTER_FC_4[12:8]	4:0	See description of '16ECh'.		
3Ch	REG16F0	7:0	Default: 0x00	Access : RO	



Coc. No.: 2011010027 GPS1 Register (Bank = 0B)					
Index	Mnemonic	Bit	Description		
(Absolute)					
(16F0h)	CLUSTER_FC_5[7:0]	7:0	Select output.		
3Ch	REG16F1	7:0	Default : 0x00	Access : RO	
(16F1h)	-	7:5	Reserved.	XO	
	CLUSTER_FC_5[12:8]	4:0	See description of '16F0h'.		
3Dh	REG16F4	7:0	Default : 0x00	Access : RO	
(16F4h)	CLUSTER_FC_6[7:0]	7:0	Select output.		
3Dh	REG16F5	7:0	Default : 0x00	Access : RO	
(16F5h)	-	7:5	Reserved.		
	CLUSTER_FC_6[12:8]	4:0	See description of '16F4h'.		
3Eh	REG16F8	7:0	Default : 0x00	Access : RO	
(16F8h)	CLUSTER_FC_7[7:0]	7:0	Select output.	T.	
3Eh	REG16F9	7:0	Default : 0x00	Access : RO	
(16F9h)	-	7:5	Reserved.		
	CLUSTER_FC_7[12:8]	4:0	See description of '16F8h'.		
(4650)	REG16FC	7:0	Default : 0x00	Access : RO	
	CLUSTER_FC_8[7:0]	7:0	Select output.		
3Fh	REG16FD	7:0	Default: 0x00	Access : RO	
(16FDh)	-	7:5	Reserved.		
	CLUSTER_FC_8[12:8]	4:0	See description of '16FCh'.		
40h	REG1700	7:0	Default: 0x00	Access : RO	
(1700h)	CLUSTER_FC_9[7:0]	7:0	Select output.		
40h	REG1701	7:0	Default : 0x00	Access : RO	
(1701h)	- 4/	7:5	Reserved.		
5	CLUSTER_FC_9[12:8]	4:0	See description of '1700h'.		
41h	REG1704	7:0	Default : 0x00	Access : RO	
(1704h)	CLUSTER_IDX_0[7:0]	7:0	Select output.		
41h	REG1705	7:0	Default : 0x00	Access : RO	
(1705h)	-	7:3	Reserved.		
	CLUSTER_IDX_0[10:8]	2:0	See description of '1704h'.		
42h	REG1708	7:0	Default : 0x00	Access : RO	
(1708h)	CLUSTER_IDX_1[7:0]	7:0	Select output.		
42h	REG1709	7:0	Default : 0x00	Access : RO	
(1709h)	-	7:3	Reserved.		



Oc. No.: 20110 GPS1 Reg	GPS1 Register (Bank = 0B)					
Index (Absolute)	Mnemonic	Bit	Description			
	CLUSTER_IDX_1[10:8]	2:0	See description of '1708h'.			
43h	REG170C	7:0	Default: 0x00	Access : RO		
(170Ch)	CLUSTER_IDX_2[7:0]	7:0	Select output.			
43h	REG170D	7:0	Default: 0x00	Access : RO		
(170Dh)	-	7:3	Reserved.			
	CLUSTER_IDX_2[10:8]	2:0	See description of '170Ch'.			
44h	REG1710	7:0	Default : 0x00	Access : RO		
(1710h)	CLUSTER_IDX_3[7:0]	7:0	Select output.	U		
44h	REG1711	7:0	Default : 0x00	Access : RO		
(1711h)	-	7:3	Reserved.			
	CLUSTER_IDX_3[10:8]	2:0	See description of '1710h'.			
45h	REG1714	7:0	Default: 0x00	Access : RO		
(1714h)	CLUSTER_IDX_4[7:0]	7:0	Select output.			
45h	REG1715	7:0	Default: 0x00	Access : RO		
(1715h) _.	-	7:3	Reserved.			
	CLUSTER_IDX_4[10:8]	2:0	See description of '1714h'.			
46h	REG1718	7:0	Default: 0x00	Access : RO		
(1718h)	CLUSTER_IDX_5[7:0]	7:0	Select output.			
46h	REG1719	7:0	Default : 0x00	Access : RO		
(1719h)	- 6	7:3	Reserved.			
	CLUSTER_IDX_5[10:8]	2:0	See description of '1718h'.			
47h	REG171C	7:0	Default: 0x00	Access : RO		
(171Ch)	CLUSTER_IDX_6[7:0]	7:0	Select output.			
47h	REG171D	7:0	Default: 0x00	Access : RO		
(171Dh)	-	7:3	Reserved.			
4.0	CLUSTER_IDX_6[10:8]	2:0	See description of '171Ch'.			
48h	REG1720	7:0	Default : 0x00	Access : RO		
(1720h)	CLUSTER_IDX_7[7:0]	7:0	Select output.			
48h	REG1721	7:0	Default : 0x00	Access : RO		
(1721h)	-	7:3	Reserved.			
	CLUSTER_IDX_7[10:8]	2:0	See description of '1720h'.			
49h	REG1724	7:0	Default: 0x00	Access : RO		
(1724h)	CLUSTER_IDX_8[7:0]	7:0	Select output.			



GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
49h	REG1725	7:0	Default : 0x00	Access : RO
(1725h)	-	7:3	Reserved.	
	CLUSTER_IDX_8[10:8]	2:0	See description of '1724h'.	
4Ah	REG1728	7:0	Default: 0x00	Access : RO
(1728h)	CLUSTER_IDX_9[7:0]	7:0	Select output.	
4Ah	REG1729	7:0	Default : 0x00	Access : RO
(1729h)	-	7:3	Reserved.	<u> </u>
	CLUSTER_IDX_9[10:8]	2:0	See description of '1728h'.	O
4Bh	REG172C	7:0	Default : 0x00	Access : RO
(172Ch)	CLUSTER_NUM_POW_0[7:0]	7:0	Select output.	
4Bh	REG172D	7:0	Default : 0x00	Access : RO
(172Dh)	CLUSTER_NUM_POW_1[7:0]	7:0	Select output.	
4Ch	REG1730	7:0	Default: 0x00	Access : RO
(1730h)	CLUSTER_NUM_POW_2[7:0]	7:0	Select output.	
4Ch	REG1731	7:0	Default : 0x00	Access : RO
(1731h)	CLUSTER_NUM_POW_3[7:0]	7:0	Select output.	
4Fh	REG173C	7:0	Default: 0x00	Access : RO
(173Ch)	CLUSTER_NUM_POW_4[7:0]	7:0	Select output.	
4Fh	REG173D	7:0	Default : 0x00	Access : RO
(173Dh)	CLUSTER_NUM_POW_5[7:0]	7:0	Select output.	
50h	REG1740	7:0	Default : 0x00	Access : RO
(1740h)	CLUSTER_NUM_POW_6[7:0]	7:0	Select output.	
50h	REG1741	7:0	Default : 0x00	Access : RO
(1741h)	CLUSTER_NUM_POW_7[7:0]	7:0	Select output.	
51h	REG1744	7:0	Default : 0x00	Access : RO
(1744h)	CLUSTER_NUM_POW_8[7:0]	7:0	Select output.	
51h	REG1745	7:0	Default : 0x00	Access : RO
(1745h)	CLUSTER_NUM_POW_9[7:0]	7:0	Select output.	
52h	REG1748	7:0	Default : 0x00	Access : RO
(1748h)	CLUSTER_POW_0[7:0]	7:0	Select output.	
52h	REG1749	7:0	Default : 0x00	Access : RO
(1749h)	-	7:2	Reserved.	
	CLUSTER_POW_0[9:8]	1:0	See description of '1748h'.	



	Ooc. No.: 2011010027 GPS1 Register (Bank = 0B)					
Index	Mnemonic	Bit	Description			
(Absolute)	Milemonic	DIL	Description			
53h	REG174C	7:0	Default : 0x00	Access : RO		
(174Ch)	CLUSTER_POW_1[7:0]	7:0	Select output.			
53h	REG174D	7:0	Default : 0x00	Access : RO		
(174Dh)	_	7:2	Reserved.			
	CLUSTER_POW_1[9:8]	1:0	See description of '174Ch'.			
54h	REG1750	7:0	Default: 0x00	Access : RO		
(1750h)	CLUSTER_POW_2[7:0]	7:0	Select output.	~ O ' '		
54h	REG1751	7:0	Default: 0x00	Access : RO		
(1751h)	-	7:2	Reserved.			
	CLUSTER_POW_2[9:8]	1:0	See description of '1750h'.			
55h	REG1754	7:0	Default: 0x00	Access : RO		
(1754h)	CLUSTER_POW_3[7:0]	7:0	Select output.			
55h	REG1755	7:0	Default: 0x00	Access : RO		
(1755h)	-	7:2	Reserved.			
(CLUSTER_POW_3[9:8]	1:0	See description of '1754h'.			
56h	REG1758	7:0	Default: 0x00	Access : RO		
(1758h)	CLUSTER_POW_4[7:0]	7:0	Select output.			
56h	REG1759	7:0	Default : 0x00	Access : RO		
(1759h)	- 0	7:2	Reserved.			
	CLUSTER_POW_4[9:8]	1:0	See description of '1758h'.			
57h	REG175C	7:0	Default : 0x00	Access : RO		
(175Ch)	CLUSTER_POW_5[7:0]	7:0	Select output.			
57h	REG175D	7:0	Default: 0x00	Access : RO		
(175Dh)	41. 70.	7:2	Reserved.			
	CLUSTER_POW_5[9:8]	1:0	See description of '175Ch'.			
58h	REG1760	7:0	Default: 0x00	Access : RO		
(1760h)	CLUSTER_POW_6[7:0]	7:0	Select output.			
58h	REG1761	7:0	Default : 0x00	Access : RO		
(1761h)	<u> </u>	7:2	Reserved.			
	CLUSTER_POW_6[9:8]	1:0	See description of '1760h'.			
59h	REG1764	7:0	Default : 0x00	Access : RO		
(1764h)	CLUSTER_POW_7[7:0]	7:0	Select output.			
59h	REG1765	7:0	Default : 0x00	Access : RO		



	Doc. No.: 2011010027 GPS1 Register (Bank = 0B)					
Index	Mnemonic	Bit	Description			
(Absolute)						
(1765h)	-	7:2	Reserved.			
	CLUSTER_POW_7[9:8]	1:0	See description of '1764h'.			
5Ah	REG1768	7:0	Default : 0x00	Access : RO		
(1768h)	CLUSTER_POW_8[7:0]	7:0	Select output.			
5Ah	REG1769	7:0	Default : 0x00	Access : RO		
(1769h)	-	7:2	Reserved.			
	CLUSTER_POW_8[9:8]	1:0	See description of '1768h'.	<u> </u>		
5Bh	REG176C	7:0	Default : 0x00	Access : RO		
(176Ch)	CLUSTER_POW_9[7:0]	7:0	Select output.			
5Bh	REG176D	7:0	Default : 0x00	Access : RO		
(176Dh)	-	7:2	Reserved.			
	CLUSTER_POW_9[9:8]	1:0	See description of '176Ch'.			
5Ch	REG1770	7:0	Default: 0x00	Access : RO		
(1770h)	SORT_ARRAY_1[3:0]	7:4	Select output.			
:	SORT_ARRAY_0[3:0]	3:0	Select output.			
	REG1771	7:0	Default: 0x00	Access : RO		
(1771h)	SORT_ARRAY_3[3:0]	7:4	Select output.			
	SORT_ARRAY_2[3:0]	3:0	Select output.			
5Dh	REG1774	7:0	Default : 0x00	Access : RO		
(1774h)	SORT_ARRAY_5[3:0]	7:4	Select output.			
	SORT_ARRAY_4[3:0]	3:0	Select output.			
5Dh	REG1775	7:0	Default : 0x00	Access : RO		
(1775h)	SORT_ARRAY_7[3:0]	7:4	Select output.			
5	SORT_ARRAY_6[3:0]	3:0	Select output.			
5Eh	REG1778	7:0	Default : 0x00	Access : RO		
(1778h)	SORT_ARRAY_9[3:0]	7:4	Select output.			
K	SORT_ARRAY_8[3:0]	3:0	Select output.			
5Fh	REG177C	7:0	Default : 0x00	Access : RO		
(177Ch)	READ_COEF_A2FIX_1[2:0]	7:5	Coefficient output.			
	READ_COEF_A2FIX_0[4:0]	4:0	Coefficient output.			
5Fh	REG177D	7:0	Default : 0x00	Access : RO		
(177Dh)	-	7	Reserved.			
	READ_COEF_A2FIX_2[4:0]	6:2	Coefficient output.			



Doc. No : 20110	nductor manage			
GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
	READ_COEF_A2FIX_1[4:3]	1:0	See description of '177Ch'.	
60h	REG1780	7:0	Default : 0x00	Access : RO
(1780h)	READ_COEF_A2FIX_4[2:0]	7:5	Coefficient output.	
	READ_COEF_A2FIX_3[4:0]	4:0	Coefficient output.	
60h	REG1781	7:0	Default: 0x00	Access : RO
(1781h)	-	7	Reserved.	
	READ_COEF_A2FIX_5[4:0]	6:2	Coefficient output.	~ O'
	READ_COEF_A2FIX_4[4:3]	1:0	See description of '1780h'.	
61h	REG1784	7:0	Default : 0x00	Access : RO
(1784h)	READ_COEF_A2FIX_7[2:0]	7:5	Coefficient output.	
	READ_COEF_A2FIX_6[4:0]	4:0	Coefficient output.	
61h	REG1785	7:0	Default : 0x00	Access : RO
(1785h)	-	7	Reserved.	
	READ_COEF_A2FIX_8[4:0]	6:2	Coefficient output.	
	READ_COEF_A2FIX_7[4:3]	1:0	See description of '1784h'.	
62h	REG1788	7:0	Default: 0x00	Access : RO
(1788h)	-	7:5	Reserved.	
	READ_COEF_A2FIX_9[4:0]	4:0	Coefficient output.	
63h	REG178C	7:0	Default : 0x00	Access : RO
(178Ch)	READ_COEF_A1_0[7:0]	7:0	Coefficient output.	
63h	REG178D	7:0	Default : 0x00	Access : RO
(178Dh)	- 15	7	Reserved.	
	READ_COEF_A1_0[14:8]	6:0	See description of '178Ch'.	
64h	REG1790	7:0	Default: 0x00	Access : RO
(1790h)	READ_COEF_A1_1[7:0]	7:0	Coefficient output.	
64h	REG1791	7:0	Default : 0x00	Access : RO
(1 79 1h)	-	7	Reserved.	
	READ_COEF_A1_1[14:8]	6:0	See description of '1790h'.	
65h	REG1794	7:0	Default : 0x00	Access : RO
(1794h)	READ_COEF_A1_2[7:0]	7:0	Coefficient output.	
65h	REG1795	7:0	Default : 0x00	Access : RO
(1795h)	-	7	Reserved.	
	READ_COEF_A1_2[14:8]	6:0	See description of '1794h'.	



GPS1 Reg	gister (Bank = 0B)			
Index (Absolute)	Mnemonic	Bit	Description	
66h	REG1798	7:0	Default : 0x00	Access : RO
(1798h)	READ_COEF_A1_3[7:0]	7:0	Coefficient output.	
66h	REG1799	7:0	Default: 0x00	Access : RO
(1799h)	-	7	Reserved.	
	READ_COEF_A1_3[14:8]	6:0	See description of '1798h'.	
67h	REG179C	7:0	Default : 0x00	Access : RO
(179Ch)	READ_COEF_A1_4[7:0]	7:0	Coefficient output.	~ O
67h	REG179D	7:0	Default : 0x00	Access : RO
(179Dh)	-	7	Reserved.	
	READ_COEF_A1_4[14:8]	6:0	See description of '179Ch'.	
68h	REG17A0	7:0	Default : 0x00	Access : RO
(17A0h)	READ_COEF_A1_5[7:0]	7:0	Coefficient output.	
68h	REG17A1	7:0	Default: 0x00	Access : RO
(17A1h)	-	7	Reserved.	
	READ_COEF_A1_5[14:8]	6:0	See description of '17A0h'.	
69h	REG17A4	7:0	Default : 0x00	Access : RO
(17A4h)	READ_COEF_A1_6[7:0]	7:0	Coefficient output.	
69h	REG17A5	7:0	Default: 0x00	Access : RO
(17A5h)		7	Reserved.	
	READ_COEF_A1_6[14:8]	6:0	See description of '17A4h'.	
6Ah	REG17A8	7:0	Default : 0x00	Access : RO
(17A8h)	READ_COEF_A1_7[7:0]	7:0	Coefficient output.	
6Ah	REG17A9	7:0	Default: 0x00	Access : RO
(17A9h)	41, 70,	7	Reserved.	
	READ_COEF_A1_7[14:8]	6:0	See description of '17A8h'.	
6Bh	REG17AC	7:0	Default: 0x00	Access : RO
(17ACh)	READ_COEF_A1_8[7:0]	7:0	Coefficient output.	
6Bh	REG17AD	7:0	Default: 0x00	Access : RO
(17ADh)	<u> </u>	7	Reserved.	
	READ_COEF_A1_8[14:8]	6:0	See description of '17ACh'.	
6Ch	REG17B0	7:0	Default : 0x00	Access : RO
(17B0h)	READ_COEF_A1_9[7:0]	7:0	Coefficient output.	
6Ch	REG17B1	7:0	Default : 0x00	Access : RO



	GPS1 Register (Bank = 0B)					
Index (Absolute)	Mnemonic	Bit	Description			
(17B1h)	-	7	Reserved.			
	READ_COEF_A1_9[14:8]	6:0	See description of '17B0h'.			
6Dh	REG17B4	7:0	Default : 0x00	Access : RO		
(17B4h)	FS_CHANGE_WP[7:0]	7:0	Fs change write point.			
6Dh	REG17B5	7:0	Default : 0x00	Access : RO		
(17B5h)	-	7:6	Reserved.			
	MODE2M6M_BOUNDARY	5	2m6m boundary indicator for	sigbuf.		
	FS_CHANGE_WP[12:8]	4:0	See description of '17B4h'.	O .		
70h	REG17C0	7:0	Default : 0x00	Access : RO		
(17C0h)	IRQ_STATUS[7:0]	7:0	Interrupt Status.			
70h	REG17C1	7:0	Default : 0x00	Access : RO		
(17C1h)	-	7:5	Reserved.			
	IRQ_STATUS[12:8]	4:0	See description of '17C0h'.			
(47645)	REG17C4	7:0	Default: 0x00	Access : R/W		
	IRQ_EN[7:0]	7:0	Interrupt Enable (0=disable,	1=enable).		
	REG17C5	7:0	Default: 0x00	Access : R/W		
(17C5h)	-	7:5	Reserved.			
	IRQ_EN[12:8]	4:0	See description of '17C4h'.			
72h	REG17C8	7:0	Default : 0x00	Access : R/W		
(17C8h)	IRQ_CLR[7:0]	7:0	Interrupt status clear (0=not	hing, 1=clear bit).		
72h	REG17C9	7:0	Default : 0x00	Access : R/W		
(17C9h)	· /S' ·	7:5	Reserved.			
N.O	IRQ_CLR[12:8]	4:0	See description of '17C8h'.			
73h	REG17CC	7:0	Default : 0x00	Access : RO		
(17CCh)	TIMER[7:0]	7:0	Debug TIMER.	,		
73h	REG17CD	7:0	Default : 0x00	Access : RO		
(17CDh)	TIMER[15:8]	7:0	See description of '17CCh'.			
74h	REG17D0	7:0	Default : 0x00	Access : RO		
(17D0h)	TIMER[23:16]	7:0	See description of '17CCh'.			
74h	REG17D1	7:0	Default : 0x00	Access : RO		
(17D1h)	TIMER[31:24]	7:0	See description of '17CCh'.			
75h	REG17D4	7:0	Default : 0x00	Access : R/W		
(17D4h)	PWM_CTRL[7:0]	7:0	PWM control Register.			



Index (Absolute)	Mnemonic	Bit	Description	
75h	REG17D5	7:0	Default : 0x00	Access : R/W
(17D5h)	-	7:3	Reserved.	
	PWM_CTRL[10:8]	2:0	See description of '17D	4h'.
76h	REG17D8	7:0	Default: 0x00	Access : RO
(17D8h)	FIX_CNTR[7:0]	7:0	PWM fix counter.	
77h	REG17DC	7:0	Default: 0x00	Access : RO
(17DCh)	PWM_DATA[7:0]	7:0	PWM data reg.	
77h	REG17DD	7:0	Default: 0x00	Access : RO
(17DDh)	PWM_DATA[15:8]	7:0	See description of '17D	Ch'.
78h	REG17E0	7:0	Default : 0x00	Access : RO
(17E0h)	PWM_DATA[23:16]	7:0	See description of '17D	Ch'.
78h	REG17E1	7:0	Default: 0x00	Access : RO
(17E1h)	PWM_DATA[31:24]	7:0	See description of '17D	Ch'.
79h	REG17E4	7:0	Default: 0x00	Access : R/W
(17E4h)	-	7:1	Reserved.	
	READ_LATCH	0	Latch for regs more the	en 16bits.
7Ah	REG17E8	7:0	Default: 0x00	Access : R/W
(17E8h)	-	7:2	Reserved.	
	F_BLANKING[1:0]	1:0	Force blanking reg: 0bi	t - gps, 1bit - glns.
SUO	REG17E8 - F_BLANKING[1:0]	72		



Doc. No.: 2011010027

GPS2 Register (Bank = 0C)

GPS2 Reg	GPS2 Register (Bank = 0C)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG1800	7:0	Default : 0x00	Access : RO		
(1800h)	EVENT0[7:0]	7:0	TMG EVENTO data.			
00h	REG1801	7:0	Default : 0x00	Access : RO		
(1801h)	EVENT0[15:8]	7:0	See description of '1800h'.			
01h	REG1804	7:0	Default : 0x00	Access : RO		
(1804h)	EVENT0[23:16]	7:0	See description of '1800h'.	79		
01h	REG1805	7:0	Default : 0x00	Access : RO		
(1805h)	EVENT0[31:24]	7:0	See description of '1800h'.			
02h	REG1808	7:0	Default : 0x00	Access : RO		
(1808h)	EVENT1[7:0]	7:0	TMG EVENT1 data.			
02h	REG1809	7:0	Default : 0x00	Access : RO		
(1809h)	EVENT1[15:8]	7:0	See description of '1808h'.			
03h	REG180C	7:0	Default: 0x00	Access : RO		
(180Ch)	EVENT1[23:16]	7:0	See description of '1808h'.			
03h	REG180D	7:0	Default : 0x00	Access : RO		
(180Dh)	EVENT1[31:24]	7:0	See description of '1808h'.			
04h	REG1810	7:0	Default : 0x00	Access : RO		
(1810h)	EVENT2[7:0]	7:0	TMG EVENT2 data.			
04h	REG1811	7:0	Default : 0x00	Access : RO		
(1811h)	EVENT2[15:8]	7:0	See description of '1810h'.			
05h	REG1814	7:0	Default : 0x00	Access : RO		
(1814h)	EVENT2[23:16]	7:0	See description of '1810h'.			
05h	REG1815	7:0	Default : 0x00	Access : RO		
(1815h)	EVENT2[31:24]	7:0	See description of '1810h'.			
06h	REG1818	7:0	Default : 0x00	Access : RO		
(1818h)	EVENT3[7:0]	7:0	TMG EVENT3 data.			
06h	REG1819	7:0	Default : 0x00	Access : RO		
(1819h)	EVENT3[15:8]	7:0	See description of '1818h'.			
07h	REG181C	7:0	Default : 0x00	Access : RO		
(181Ch)	EVENT3[23:16]	7:0	See description of '1818h'.			
07h	REG181D	7:0	Default : 0x00	Access : RO		



	Semiconductor					
GPS2 Register (Bank = 00	c)					
Index (Absolute) Mnemonic	Bit	Description				
(181Dh) EVENT3[31:24]	7:0	See description of '1818h'.				
08h REG1820	7:0	Default : 0x00	Access : RO			
(1820h) _{EVENT4[7:0]}	7:0	TMG EVENT4 data.				
08h REG1821	7:0	Default : 0x00	Access : RO			
(1821h) EVENT4[15:8]	7:0	See description of '1820h'.				
09h REG1824	7:0	Default : 0x00	Access : RO			
(1824h) EVENT4[23:16]	7:0	See description of '1820h'.				
09h REG1825	7:0	Default : 0x00	Access : RO			
(1825h) EVENT4[31:24]	7:0	See description of '1820h'.				
0Ah REG1828	7:0	Default : 0x00	Access : RO			
(1828h) EVENT5[7:0]	7:0	TMG EVENT5 data.				
0Ah REG1829	7:0	Default : 0x00	Access : RO			
(1829h) EVENT5[15:8]	7:0	See description of '1828h'.				
0Bh REG182C	7:0	Default: 0x00	Access : RO			
(182Ch) EVENT5[23:16]	7:0	See description of '1828h'.				
OBh REG182D	7:0	Default: 0x00	Access : RO			
(182Dh) EVENT5[31:24]	7:0	See description of '1828h'.				
0Ch REG1830	7:0	Default : 0x00	Access : RO			
(1830h) EVENT6[7:0]	7:0	TMG EVENT6 data.				
0Ch REG1831	7:0	Default : 0x00	Access : RO			
(1831h) EVENT6[15:8]	7:0	See description of '1830h'.				
0Dh REG1834	7:0	Default : 0x00	Access : RO			
(1834h) EVENT6[23:16]	7:0	See description of '1830h'.				
0Dh REG1835	7:0	Default : 0x00	Access : RO			
(1835h) EVENT6[31:24]	7:0	See description of '1830h'.				
0Eh REG1838	7:0	Default : 0x00	Access : RO			
(1838h) EVENT7[7:0]	7:0	TMG EVENT7 data.				
0Eh REG1839	7:0	Default : 0x00	Access : RO			
(1839h) EVENT7[15:8]	7:0	See description of '1838h'.				
0Fh REG183C	7:0	Default : 0x00	Access : RO			
(402Ch)	7:0	See description of '1838h'.				
(183Ch) EVENT7[23:16]	7.0	occ acocription or 1000m.				
(183Ch) EVENT7[23:16] OFh REG183D	7:0	Default : 0x00	Access : RO			



	Doc. No.: 2011010027 GPS2 Register (Bank = 0C)					
Index (Absolute)	Mnemonic	Bit	Description			
10h	REG1840	7:0	Default : 0x00	Access : RO		
(1840h)	WRME_EVENT[7:0]	7:0	TMG wrme event data.			
10h	REG1841	7:0	Default : 0x00	Access : RO		
(1841h)	WRME_EVENT[15:8]	7:0	See description of '1840h'.			
11h	REG1844	7:0	Default : 0x00	Access : RO		
(1844h)	WRME_EVENT[23:16]	7:0	See description of '1840h'.			
11h	REG1845	7:0	Default : 0x00	Access : RO		
(1845h)	-	7	Reserved.	O		
	WRME_EVENT[30:24]	6:0	See description of '1840h'.			
12h	REG1848	7:0	Default : 0x00	Access : RO		
(1848h)	PPS_EVENT[7:0]	7:0	TMG pps event data.	•		
12h	REG1849	7:0	Default : 0x00	Access : RO		
(1849h)	PPS_EVENT[15:8]	7:0	See description of '1848h'.	•		
(184Ch)	REG184C	7:0	Default : 0x00	Access : RO		
	PPS_EVENT[23:16]	7:0	See description of '1848h'.			
13h	REG184D	7:0	Default : 0x00	Access : RO		
(184Dh)	-	7	Reserved.			
	PPS_EVENT[30:24]	6:0	See description of '1848h'.			
14h	REG1850	7:0	Default : 0x00	Access : RO		
(1850h)	CAL_TIMER[7:0]	7:0	Latched tmg timer value.			
14h	REG1851	7:0	Default : 0x00	Access : RO		
(1851h)	CAL_TIMER[15:8]	7:0	See description of '1850h'.			
15h	REG1854	7:0	Default : 0x00	Access : RO		
(1854h)	CAL_TIMER[23:16]	7:0	See description of '1850h'.			
15h	REG1855	7:0	Default : 0x00	Access : RO		
(1855h)	CAL_TIMER[31:24]	7:0	See description of '1850h'.			
16h	REG1858	7:0	Default : 0x00	Access : RO		
(1858h)	CAL_TIMER[39:32]	7:0	See description of '1850h'.			
16h	REG1859	7:0	Default : 0x00	Access : RO		
(1859h)	-	7:6	Reserved.			
_	CAL_TIMER[45:40]	5:0	See description of '1850h'.			
17h	REG185C	7:0	Default : 0x00	Access : RO		
(185Ch)	-	7:3	Reserved.			



GPS2 Reg	gister (Bank = 0C)			
Index (Absolute)	Mnemonic	Bit	Description	
	WR_EVENT_PTR[2:0]	2:0	TMG write event pointer.	
18h	REG1860	7:0	Default : 0x00	Access : R/W
(1860h)	PERCTRL[7:0]	7:0	TMG Control Register.	
18h	REG1861	7:0	Default : 0x00	Access : R/W
(1861h)	PERCTRL[15:8]	7:0	See description of '1860h'.	
19h	REG1864	7:0	Default : 0x00	Access : R/W
(1864h)	PERCTRL[23:16]	7:0	See description of '1860h'.	~ O ' '
19h	REG1865	7:0	Default : 0x00	Access : R/W
(1865h)	-	7:3	Reserved.	
	PERCTRL[26:24]	2:0	See description of '1860h'.	
1Ah	REG1868	7:0	Default : 0x00	Access : R/W
(1868h)	PERFRAC[7:0]	7:0	TM Period Fraction Register.	
1Bh	REG186C	7:0	Default: 0x00	Access : R/W
(186Ch)	TMPHS[7:0]	7:0	TM Phase Register.	
1Bh	REG186D	7:0	Default : 0x00	Access : R/W
(186Dh)	TMPHS[15:8]	7:0	See description of '186Ch'.	
1Ch	REG1870	7:0	Default: 0x00	Access : R/W
(1870h)	TMPHS[23:16]	7:0	See description of '186Ch'.	
1Ch	REG1871	7:0	Default : 0x00	Access : R/W
(1871h)	- ()	7:2	Reserved.	
	TMPHS[25:24]	1:0	See description of '186Ch'.	
1Dh	REG1874	7:0	Default : 0x00	Access : R/W
(1874h)	TMWIDTH[7:0]	7:0	TMG Width Register.	
1Dh	REG1875	7:0	Default : 0x00	Access : R/W
(1875h)	TMWIDTH[15:8]	7:0	See description of '1874h'.	
1Eh	REG1878	7:0	Default : 0x00	Access : R/W
(1878h)	-	7:1	Reserved.	
	TMWIDTH[16]	0	See description of '1874h'.	
1Fh	REG187C	7:0	Default: 0x00	Access : R/W
(187Ch)	DECICTRL[7:0]	7:0	Decimation Control Register.	
1Fh	REG187D	7:0	Default: 0x00	Access : R/W
(187Dh)	DECICTRL[15:8]	7:0	See description of '187Ch'.	
20h	REG1880	7:0	Default : 0x00	Access : R/W



GPS2 Re	o10027 gister (Bank = 0C)				
Index (Absolute)	Mnemonic	Bit	Description	Description	
(1880h)	DECICTRL[23:16]	7:0	See description of '187Ch'.		
20h	REG1881	7:0	Default : 0x00	Access : R/W	
(1881h)	DECICTRL[31:24]	7:0	See description of '187Ch'.		
21h	REG1884	7:0	Default: 0x00	Access : R/W	
(1884h)	MISC[7:0]	7:0	Miscellaneous TMG Register.		
22h	REG1888	7:0	Default : 0x00	Access : RO	
(1888h)	GLNS_SWITCH_TIME[7:0]	7:0	Latched TMG timer value at 0	GLNS start/stop.	
22h	REG1889	7:0	Default : 0x00	Access : RO	
(1889h)	GLNS_SWITCH_TIME[15:8]	7:0	See description of '1888h'.		
23h	REG188C	7:0	Default : 0x00	Access : RO	
(188Ch)	GLNS_SWITCH_TIME[23:16]	7:0	See description of '1888h'.		
23h	REG188D	7:0	Default : 0x00	Access : RO	
(188Dh)	GLNS_SWITCH_TIME[31:24]	7:0	See description of '1888h'.		
24h	REG1890	7:0	Default: 0x00	Access : RO	
(1890h)	GLNS_SWITCH_TIME[39:32]	7:0	See description of '1888h'.		
24h	REG1891	7:0	Default: 0x00	Access : RO	
(1891h)	-	7:6	Reserved.		
	GLNS_SWITCH_TIME[45:40]	5:0	See description of '1888h'.		
25h	REG1894	7:0	Default : 0x00	Access : R/W	
(1894h)	- ()	7:1	Reserved.		
	EVENT_SEL	0	Event select:		
	1,91		0: Event from PAD.		
			1: Event from RTC 16Hz clk.		
26h (1898h)	REG1898	7:0	Default : 0x00	Access : RO	
	SLEEP_CNT[7:0]	7:0	Sleep timer value.	T	
26h (1899h)	REG1899	7:0	Default : 0x00	Access : RO	
-	SLEEP_CNT[15:8]	7:0	See description of '1898h'.	T	
27h	REG189C	7:0	Default : 0x00	Access : RO	
(189Ch)	SLEEP_CNT[23:16]	7:0	See description of '1898h'.	T	
27h (180Dh)	REG189D	7:0	Default : 0x00	Access : WO	
(189Dh)	CLR_SLEEP_CNT	7	Clear sleep cnt after write op		
	EN_SLEEP_CNT	6	Enable for sleep cnt '1' - enabled.		
	- 5:0 Reserved.				



Semicol Doc No : 20110	nductor		TTCIII	minary Data Sheet Version 0.1
GPS2 Reg	gister (Bank = 0C)			
Index (Absolute)	Mnemonic	Bit	Description	
28h	REG18A0	7:0	Default : 0x00	Access : WO
(18A0h)	-	7:2	Reserved.	
	PPS_UPDATED_CLR	1	Pps event updated clear (0=r	nothing, 1=clear bit).
	WRME_UPDATED_CLR	0	Wrme event updated clear (0	enothing, 1=clear bit).
30h	REG18C0	7:0	Default : 0x00	Access : R/W, WO
(18C0h)	DUMMY[0]	7	Reserved for ECO.	
	MEM_CE	6	Probe memory chip select.	~O''
	MEM_SEL[1:0]	5:4	Probe memory select. [0]: NAB. [1]: SRB. [2]: CHB.	
	MEM_RW[1:0]	3:2	Probe memory read/write select. 0: Read. 3: Write 64-bit.	
	MEM_PROBE	1	0/1: Probe memory disabled/enable.	
	SWRST	0	Software Reset, active high.	1
30h	REG18C1	7:0	Default: 0x00	Access : R/W
(18C1h)	DUMMY[8:1]	7:0	See description of '18C0h'.	
31h	REG18C4	7:0	Default : 0x00	Access: R/W
(18C4h)	NAB_BASE[7:0]	7:0	NAB memory base.	1
31h	REG18C5	7:0	Default : 0x00	Access : R/W
(18C5h)	NAB_BASE[15:8]	7:0	See description of '18C4h'.	I
32h	REG18C8	7:0	Default : 0x00	Access : R/W
(18C8h)	NAB_BASE_MASK[7:0]	7:0	NAB memory base mask.	T
32h	REG18C9	7:0	Default : 0x00	Access : R/W
(18C9h)	NAB_BASE_MASK[15:8]	7:0	See description of '18C8h'.	T
33h	REG18CC	7:0	Default : 0x00	Access : R/W
(18CCh)	SRB_BASE[7:0]	7:0	SRB memory base.	T
33h	REG18CD	7:0	Default : 0x00	Access : R/W
(18CDh)	SRB_BASE[15:8]	7:0	See description of '18CCh'.	1
34h	REG18D0	7:0	Default : 0x00	Access : R/W
(18D0h)	SRB_BASE_MASK[7:0]	7:0	SRB memory base mask.	T
34h	REG18D1	7:0	Default : 0x00	Access : R/W
(18D1h)	SRB_BASE_MASK[15:8]	7:0	See description of '18D0h'.	



Doc. No.: 2011 GPS2 Re	o10027 gister (Bank = 0C)			
Index (Absolute)	Mnemonic	Bit	Description	
35h	REG18D4	7:0	Default : 0x00	Access : R/W
(18D4h)	CHB_BASE[7:0]	7:0	CHB memory base.	
35h	REG18D5	7:0	Default: 0x00	Access : R/W
(18D5h)	CHB_BASE[15:8]	7:0	See description of '18D4h'.	
36h	REG18D8	7:0	Default : 0x00	Access : R/W
(18D8h)	CHB_BASE_MASK[7:0]	7:0	CHB memory base mask.	- 1
36h	REG18D9	7:0	Default : 0x00	Access : R/W
(18D9h)	CHB_BASE_MASK[15:8]	7:0	See description of '18D8h'.	O
37h	REG18DC	7:0	Default : 0x00	Access : R/W
(18DCh)	MEM_ADDR[7:0]	7:0	Probe memory address.	
37h	REG18DD	7:0	Default : 0x00	Access : R/W
(18DDh)	MEM_ADDR[15:8]	7:0	See description of '18DCh'.	
38h	REG18E0	7:0	Default : 0x00	Access : RO, WO
(18E0h)	MEM_WD[7:0]	7:0	Probe memory write data.	
	MEM_RD[7:0]	7:0	Probe memory read data.	
38h	REG18E1	7:0	Default : 0x00	Access : RO, WO
(18E1h)	MEM_WD[15:8]	7:0	See description of '18E0h'.	
	MEM_RD[15:8]	7:0	See description of '18E0h'.	
39h	REG18E4	7:0	Default : 0x00	Access : RO, WO
(18E4h)	MEM_WD[23:16]	7:0	See description of '18E0h'.	
	MEM_RD[23:16]	7:0	See description of '18E0h'.	
39h	REG18E5	7:0	Default : 0x00	Access : RO, WO
(18E5h)	MEM_WD[31:24]	7:0	See description of '18E0h'.	
5	MEM_RD[31:24]	7:0	See description of '18E0h'.	
3Ah	REG18E8	7:0	Default : 0x00	Access : RO, WO
(18E8h)	MEM_WD[39:32]	7:0	See description of '18E0h'.	•
	MEM_RD[39:32]	7:0	See description of '18E0h'.	
3Ah	REG18E9	7:0	Default : 0x00	Access : RO, WO
(18E9h)	MEM_WD[47:40]	7:0	See description of '18E0h'.	
	MEM_RD[47:40]	7:0	See description of '18E0h'.	
3Bh	REG18EC	7:0	Default : 0x00	Access : RO, WO
(18ECh)	MEM_WD[55:48]	7:0	See description of '18E0h'.	•
	MEM_RD[55:48]	7:0	See description of '18E0h'.	



GPS2 Re	o10027 gister (Bank = 0C)			
Index (Absolute)	Mnemonic	Bit	Description	
3Bh	REG18ED	7:0	Default : 0x00	Access : RO, WO
(18EDh)	MEM_WD[63:56]	7:0	See description of '18E0h'.	
	MEM_RD[63:56]	7:0	See description of '18E0h'.	
3Ch	REG18F0	7:0	Default: 0x00	Access : RO
(18F0h)	ARB_STS[7:0]	7:0	ARB Status. [0]: 1=NAB grant CVC. [1]: 1=SRB grant CVC. [2]: 1=CHB grant CORR.	ر.O•۱
3Ch	REG18F1	7:0	Default : 0x00	Access : RO
(18F1h)	ARB_STS[15:8]	7:0	See description of '18F0h'.	
3Dh	REG18F4	7:0	Default : 0x00	Access : R/W
(18F4h)	RESERVED[7:0]	7:0	RESERVED for ECO.	
3Dh	REG18F5	7:0	Default : 0x00	Access : R/W
(18F5h)	RESERVED[15:8]	7:0	See description of '18F4h'.	1
40h (1900h)	REG1900	7:0	Default : 0x04	Access : R/W, WO
	-	7:5	Reserved.	
	MI_DISCON	4	0/1: Disconnect MI interface.	
	DMAW_PROTECT_EN	3	0/1: DMA write protect enabled/disabled.	
	INT_MASK	2	0/1: interrupt enabled/disabled.	
	INT_CLR	1	Clear DMA interrupt in, one-s	shot.
	- U 6V	0	Reserved.	
41h	REG1904	7:0	Default : 0x00	Access : R/W
(1904h)	CMD[7:0]	7:0	DMA command. [7:0]: Block length minus one, 64-bit words. [13:8]: (SigP Core data gap length minus one), 32-bit words. [17:14]: Data blocks number minus one. [30:18]: Reserved. [31]: Direction (0: core->sram, 1: sram->core).	
41h	REG1905	7:0	Default : 0x00	Access : R/W
(1905h)	CMD[15:8]	7:0	See description of '1904h'.	
42h	REG1908	7:0	Default : 0x00	Access : R/W
(1908h)	CMD[23:16]	7:0	See description of '1904h'.	
42h	REG1909	7:0	Default : 0x00	Access : R/W



GPS2 Reg	oioo27 gister (Bank = 0C)			
Index (Absolute)	Mnemonic	Bit	Description	
(1909h)	CMD[31:24]	7:0	See description of '1904h'.	
43h	REG190C	7:0	Default : 0x00	Access : R/W
(190Ch)	A_CORE[7:0]	7:0	Core domain address.	
43h	REG190D	7:0	Default : 0x00	Access : R/W
(190Dh)	A_CORE[15:8]	7:0	See description of '190Ch'.	
44h	REG1910	7:0	Default : 0x00	Access : R/W
(1910h)	A_SRAM[7:0]	7:0	SRAM domain address.	~O''
44h	REG1911	7:0	Default : 0x00	Access : R/W
(1911h)	A_SRAM[15:8]	7:0	See description of '1910h'.	
45h	REG1914	7:0	Default : 0x00	Access : RO
(1914h)	TASKS_N[7:0]	7:0	Number tasks for process. 8'b00000001: 1 job. 8'b00000011: 2 jobs. 8'b00000111: 3 jobs. 8'b00001111: 4 jobs. 8'b11111111: 8 jobs.	
46h	REG1918	7:0	Default: 0x00	Access : R/W
(1918h)	DMAW_LBND[7:0]	7:0	DMA write lower bound.	
46h	REG1919	7:0	Default : 0x00	Access : R/W
(1919h)	DMAW_LBND[15:8]	7:0	See description of '1918h'.	
47h	REG191C	7:0	Default : 0x00	Access : R/W
(191Ch)	DMAW_UBND[7:0]	7:0	DMA write upper bound.	
47h	REG191D	7:0	Default : 0x00	Access : R/W
(191Dh)	DMAW_UBND[15:8]	7:0	See description of '191Ch'.	
48h	REG1920	7:0	Default : 0x10	Access : R/W
(1920h)	BURST_CNT[2:0]	7:5	DMA burst counter (Unit: 167	-).
K	BRSTCTRL_EN	4	DMA burst counter enable.	
*	PRI_CNT[2:0]	3:1	DMA priority counter (Unit: 3	2T).
	PRICTRL_EN	0	DMA priority counter enable.	T
48h	REG1921	7:0	Default : 0x00	Access : R/W



Doc	No .	2011010027
_	_	

GPS2 Reg	gister (Bank = 0C)			
Index (Absolute)	Mnemonic	Bit	Description	
(1921h)	REQ_PRI_RW[1:0]	7:6	Arbitration mode. [0]: Round robin. [1]: Write > read. [2]: Read > write.	40
	FIXED_PRI_W	5	0/1: Fixed priority enabled/di	sabled for write.
	FIXED_PRI_R	4	0/1: Fixed priority enabled/di	sabled for read.
	REQ_HIPRI_W[1:0]	3:2	Write high priority enable. [0]: DMA engine write. [1]: SB FIFO write.	Co.,
	REQ_HIPRI_R[1:0]	1:0		
4Bh	REG192C	7:0	Default : 0x44	Access : R/W
(192Ch)	ISYN_CNT[3:0]	7:4 Sync cnt base address init (Unit: 4T).		nit: 4T).
	SYNC_CNT[3:0]	3:0	Sync cnt for clock switch (Un	it: 4T).
4Ch	REG1930	7:0	Default : 0x00	Access : RO
(1930h)	DMA_STS[7:0]	7:0	DMA status. [0]: 1=Busy for read SigP-RAM. [1]: 1=Busy for write SigP-RAM. [2]: 1=Busy for read Core-RAM. [3]: 1=Busy for write Core-RAM.	
4Ch	REG1931	7:0	Default: 0x00	Access : RO
(1931h)	DMA_STS[15:8]	7:0	See description of '1930h'.	
4Dh	REG1934	7:0	Default : 0x00	Access : R/W
(1934h)	INT_THR[3:0]	7:4	Interrupt threshold.	
5		3:0	Reserved.	
4Dh	REG1935	7:0	Default : 0x00	Access : R/W
(1935h)	MI_ADDR_23_16[7:0]	7:0	MI address bit 23:16.	
4Eh	REG1938	7:0	Default : 0x55	Access : R/W
(1938h)	RESERVED[7:0]	7:0	Reserved for ECO.	1
4Eh	REG1939	7:0	Default : 0x55	Access : R/W
(1939h)	ECO_RESERVED[15:8]	7:0	See description of '1938h'.	



Doc. No.: 2011010027

GPS3 Register (Bank = 0D)

GPS3 Reg	gister (Bank = 0D)			
Index (Absolute)	Mnemonic	Bit	Description	
70h	REG1BC0	7:0	Default: 0x00	Access : RO, R/W
(1BC0h)	DCDSB_ST[0]	7		40
	VALID_INTERVAL	6		
	VALID_DISABLE	5		
	HEADER_GEN_ENABLE	4		
	BYPASS_DCDSB	3		79
	DCDSB_TO_CLR	2	_	
	DCD_ENABLE	1		
	SWRST	0		
70h	REG1BC1	7:0	Default : 0x08	Access : RO, R/W
	VCNT_BND[2:0]	7:5	Valid cnt bound.	
	VALID_SEL[1:0]	4:3	Valid select.	
			[0]: $0/1$ = tie 1/from ECD.	
			[1]: 0/1 = from ECD/DCD.	
	VCNT_CLR	2	Clear ecd/valid cnt.	
	VCNT_EN	1	Enable ecd/valid cnt.	
	DCDSB_ST[1]	0	See description of '1BC0h'.	
71h	REG1BC4	7:0	Default : 0x00	Access : R/W
(1BC4h)	DCD_PARA[7:0]	7:0		
71h	REG1BC5	7:0	Default : 0x00	Access : R/W
(1BC5h)	DCD_PARA[15:8]	7:0	See description of '1BC4h'.	1
72h	REG1BC8	7:0	Default : 0x00	Access: RO, R/W, WO
(1BC8h)	10 V.Q.	7:6	Reserved.	
4	DCD_ERR_FLAG	5	Dcd error flag.	
60	DCD_CHK_CNT_SEL	4	0: Dcd_check counter. 1: Current latch data.	
	DCD_PARA_W	3	Reg_dcd_para write enable (one shot).



200	No ·	201	101	0027	

GPS3 Re	gister (Bank = 0D)			
Index (Absolute)	Mnemonic	Bit	Description	
	DCD_PARA_SEL[2:0]	2:0	0: Dcd_header[15:0]. 1: Dcd_header[31:16]. 2: Dcd_header[47:32]. 3: Dcd_header[63:48]. 4: Dcd_timeout[15:0]. 5: Dcd_timeout[31:16]. 6: Dcd_cnt_init_val[15:0].	
73h	REG1BCC	7:0	Default : 0x00	Access : R/W
(1BCCh)	DUMMY0[7:0]	7:0	Dummy register 0.	
73h	REG1BCD	7:0	Default : 0x00	Access : R/W
(1BCDh)	DUMMY0[15:8]	7:0	See description of '1BCCh'.	
74h	REG1BD0	7:0	Default : 0x00	Access : R/W
(1BD0h)	DUMMY1[7:0]	7:0	Dummy register 1.	
74h	REG1BD1	7:0	Default: 0x00	Access : R/W
(1BD1h)	DUMMY1[15:8]	7:0	See description of '1BD0h'.	
75h	REG1BD4	7:0	Default : 0x00	Access : RO
(1BD4h)	DCD_CHK_CNT[7:0]	7:0	Dcd check counter.	
75h	REG1BD5	7:0	Default: 0x00	Access : RO
(1BD5h)	DCD_CHK_CNT[15:8]	7:0	See description of '1BD4h'.	
77h	REG1BDC	7:0	Default : 0x00	Access: RO, R/W
(1BDCh)	OUT_TEST_ERROR_FLG	7		
	IN_TEST_ERROR_FLG	6		
	OUT_TEST_COMP_START	5		
X,C	IN_TEST_COMP_START	4		
5	OUT_TEST_MODE	3		
	OUT_TEST_RST	2		
40	IN_TEST_MODE	1		
	IN_TEST_RST	0		I
77h	REG1BDD	7:0	Default : 0x00	Access : RO, R/W
(1BDDh)	AFE_I_SEL	7	AFE_I Select. 0: From PAD. 1: From local	2-bit counter.
	ECNT_BND[2:0]	6:4	Ecd cnt bound.	
	OUT_GOLDEN_DATA[1:0]	3:2		
	IN_GOLDEN_DATA[1:0]	1:0		



Ooc. No.: 2011010027

GPS4 Register (Bank = 0E)

GPS4 Reg	gister (Bank = 0E)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1C00	7:0	Default : 0x00	Access : R/W, WO
(1C00h)	-	7:4	Reserved.	
	RFSPI_RF_TYPE	3	0/1: MSR2102/MSR2112.	
	RFSPI_GLS_MODE	2	0/1: control gps/glonas RF.	
	RFSPI_RESET	1	Rfspi software reset, active	high.
	RFSPI_GO	0	Fire SPI command, one-sho	t. O
01h	REG1C04	7:0	Default : 0x00	Access : R/W
(1C04h)	RFSPI_COMMAND[7:0]	7:0	MSR2102: [7:0] -> wdata. [11:8] -> addr. [12] -> 0/1: r/w. [14:13]: not used. MSR2112: [7:0] -> wdata. [13:8] -> addr. [14] -> 0/1: r/w.	
01h	REG1C05	7:0	Default: 0x00	Access : R/W
(1C05h)	-	7	Reserved.	
	RFSPI_COMMAND[14:8]	6:0	See description of '1C04h'.	
02h	REG1C08	7:0	Default : 0x00	Access : RO
(1C08h)	RFSPI_RDATA[7:0]	7:0	Read data from GPS/GLS RF	F
03h	REG1C0C	7:0	Default : 0x00	Access : RO
(1C0Ch)	RFSPI_DEBUG[7:0]	7:0	Rfspi debug bus.	
03h	REG1C0D	7:0	Default : 0x00	Access : RO
(1C0Dh)	RFSPI_DEBUG[15:8]	7:0	See description of '1C0Ch'.	<u></u>
04h	REG1C10	7:0	Default : 0x00	Access : RO
(1C10h)	RFSPI_DEBUG[23:16]	7:0	See description of '1C0Ch'.	
05h	REG1C14	7:0	Default : 0x00	Access : R/W
(1C14h)	DUMMY[7:0]	7:0	DUMMY register.	
05h	REG1C15	7:0	Default : 0x00	Access : R/W
(1C15h)	DUMMY[15:8]	7:0	See description of '1C14h'.	
10h	REG1C40	7:0	Default : 0x00	Access : R/W
(1C40h)	-	7:2	Reserved.	



25h

26h

(1C94h)

(1C95h)

(1C98h)

REG1C95

REG1C98

CLK_COUNTER[23:16]

CLK_COUNTER[31:24]

EST_DURATION[7:0]

6,4
cess : R/W
0+1
cess : R/W
_afe_gps estimation.
cess : R/W
cess : R/W
cess : RO

Doc. No.: 2011010027 - 106 -1/5/2011

7:0

7:0

7:0

7:0

7:0

Default: 0x00

Default: 0x00

See description of '1C90h'.

See description of '1C90h'.

Clock estimation duration.

Access: RO

Access: R/W



Doc. No.: 2011010027 GPS4 Register (Bank = 0E)						
Index (Absolute)	Mnemonic	Bit	Description			
26h	REG1C99	7:0	Default : 0x00	Access : R/W		
(1C99h)	EST_DURATION[15:8]	7:0	See description of '1C98h'.			
27h (1C9Ch)	REG1C9C	7:0	Default : 0x00	Access : R/W		
	EST_DURATION[23:16]	7:0	See description of '1C98h'.			
27h (1C9Dh)	REG1C9D	7:0	Default : 0x00	Access : R/W		
	EST_DURATION[31:24]	7:0	See description of '1C98h'.	- 1		
28h (1CA0h)	REG1CA0	7:0	Default : 0x00	Access : RO, R/W		
	-	7:4	Reserved.			
	STATUS_CLR[1:0]	3:2	[2] To clear ADC acc ready flag. [3] To clear XO estimation ready flag.			
	STATUS[1:0]	1:0	[0] ADC acc ready. [1] XO estimation ready.			
40h (1D00h)	REG1D00	7:0	Default : 0x00	Access : R/W		
	-	7:5	Reserved.			
	FIXED_PRI	4	Fixed priority enable.			
	- 10	3:1	Reserved.			
	SWRST	0	Software Reset, active high.			
41h	REG1D04	7:0	Default: 0x00	Access : R/W		
(1D04h)	- 0	7:4	Reserved.			
	REQ_HIPRI[3:0]	3:0	High priority enable.			
	O BY	5	[0]: AEON.			
	(.6)		[1]: SigP DMA.			
~0			[2]: Test Channel. [3]: ARM.			
43h	REG1D0C	7:0	Default : 0x07	Access : R/W		
(1D0Ch)	-	7:4	Reserved.	1		
	REQ_MASK[3:0]	3:0	Request Mask.			
44h	REG1D10	7:0	Default : 0x00	Access : R/W		
(1D10h)		7:6	Reserved.			
	W_PROTECT_EN	5	Write protect enable.			
	BRSTCTRL_EN	4	Burst cnt enable.			
	BURST_CNT[3:0]	3:0	Burst cnt.			
44h	REG1D11	7:0	Default : 0x00	Access : RO		



Semiconductor Doc. No.: 2011010027 GPS4 Register (Bank = 0E)						
(1D11h)	BIST_STS[7:0]	7:0	[0]: Ram0, [1]: ram1, etc. 0/1 = pass/fail.			
45h	REG1D14	7:0	Default : 0x00	Access : R/W		
(1D14h)	READ_CMP_RESULT	7	Read compare result.			
	TEST_BYTE[1:0]	6:5	Test byte.			
	TEST_LOOP	4	Test loop.			
	INV_DATA	3	Invert data.	<u> </u>		
	TEST_MODE[1:0]	2:1	Test mode.			
	TEST_EN	0	Test mode enable.			
45h	REG1D15	7:0	Default : 0x00	Access: RO, R/W		
(1D15h)	-	7:6	Reserved.			
	TEST_FLAG	5	Test flag.			
	TEST_FAIL	4	Test fail.			
	TEST_FINISH	3	Test finish.			
	ANA_BIST_EN	2	Bist en.			
	WRITE_ONLY	10	Write only.			
	READ_ONLY	0	Read only.			
46h	REG1D18	7:0	Default: 0x00	Access : R/W		
(1D18h)	TEST_BASE[7:0]	7:0	Test base.			
46h (1D19h)	REG1D19	7:0	Default: 0x00	Access : R/W		
	TEST_BASE[15:8]	7:0	See description of '1D18h'.			
47h (1D1Ch)	REG1D1C	7:0	Default: 0x00	Access : R/W		
	TEST_LENGTH[7:0]	7:0	Test length.			
47h (1D1Dh)	REG1D1D	7:0	Default: 0x00	Access : R/W		
	TEST_LENGTH[15:8]	7:0	See description of '1D1Ch'.			
48h (1D20h)	REG1D20	7:0	Default: 0x00	Access : R/W		
	TEST_LENGTH[23:16]	7:0	See description of '1D1Ch'.			
49h (1D24h)	REG1D24	7:0	Default : 0x00	Access : R/W		
	TEST_MASK[7:0]	7:0	Test mask.			
4Ah (1D28h)	REG1D28	7:0	Default : 0x00	Access : R/W		
	TEST_DATA[7:0]	7:0	Test data.	·		
4Ah (1D29h)	REG1D29	7:0	Default : 0x00	Access : R/W		
	TEST_DATA[15:8]	7:0	See description of '1D28h'.			



GPS4 Re	gister (Bank = 0E)				
Index (Absolute)	Mnemonic	Bit	Description		
4Bh	REG1D2C	7:0	Default : 0x00	Access : RO	
(1D2Ch)	TEST_STATUS[7:0]	7:0	Test status.		
4Bh	REG1D2D	7:0	Default : 0x00	Access : RO	
(1D2Dh)	TEST_STATUS[15:8]	7:0	See description of '1D2Ch'.		
4Ch	REG1D30	7:0	Default : 0x00	Access : RO	
(1D30h)	TEST_BYTE_FAIL[7:0]	7:0	Test byte fail.		
4Ch	REG1D31	7:0	Default : 0x00	Access : RO	
(1D31h)	TEST_BYTE_FAIL[15:8]	7:0	See description of '1D30h'.		
4Dh	REG1D34	7:0	Default : 0x00	Access : R/W	
(1D34h)	W_LBND[7:0]	7:0	Low bound.		
4Dh	REG1D35	7:0	Default : 0x00	Access : R/W	
(1D35h)	-	7:5 Reserved.			
	W_LBND[12:8]	4:0	See description of '1D34h'.		
4Eh	REG1D38	7:0	Default : 0x00	Access : R/W	
(1D38h)	W_UBND[7:0]	7:0	High bound.		
4Eh	REG1D39	7:0	Default : 0x00	Access : R/W	
(1D39h)	-	7:5	Reserved.		
	W_UBND[12:8]	4:0	See description of '1D38h'.		
4Fh	REG1D3C	7:0	Default : 0x00	Access : RO	
(1D3Ch)	W_OUT_ADR[7:0]	7:0	Out of bound address.		
4Fh	REG1D3D	7:0	Default : 0x00	Access : RO	
(1D3Dh)	- 19	7:5	Reserved.		
	W_OUT_ADR[12:8]	4:0	See description of '1D3Ch'.		
50h	REG1D40	7:0	Default : 0x00	Access : R/W	
(1D40h)	CLK_GATED	7	0: Enable sram clock.		
			1: Disable sram clock.		
X	DEBUG_SEL[6:0]	6:0	Debug select.	T	
51h	REG1D44	7:0	Default : 0x00	Access : RO	
(1D44h)	DEBUG[7:0]	7:0	DEBUG port.		
51h	REG1D45	7:0	Default : 0x00	Access : RO	
(1D45h)	DEBUG[15:8]	7:0	See description of '1D44h'.		
52h	REG1D48	7:0	Default : 0x00	Access : RO	
(1D48h)	DEBUG[23:16]	7:0	See description of '1D44h'.		



Doc. No.: 2011010027						
GPS4 Register (Bank = 0E)						
Index (Absolute)	Mnemonic	Bit	Description			
53h	REG1D4C	7:0	Default : 0xAA	Access : R/W		
(1D4Ch)	DUMMY0[7:0]	7:0	Reserved.			
53h	REG1D4D	7:0	Default : 0xAA	Access : R/W		
(1D4Dh)	DUMMY0[15:8]	7:0	See description of '1D4Ch'.			

31004

Doc. No.: 2011010027 - 110 - 1/5/2011

ARM Register (Bank = 0F)

ARM Reg	ister (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1E00	7:0	Default: 0x00	Access : RO
(1E00h)	-	7:1	Reserved.	~ ~
	ARM_BOOTSEL	0	Boot address map. [0]: BootROM @ 0xFFFF0000 [1]: Map 0xFFFF0000 to NOR	
01 h	REG1E04	7:0	Default: 0x02	Access : R/W
(1E04h)	-	7:2	Reserved.	
	ARM_VINITHI	1	Exception vector location at r 1(0xFFFF0000).	eset 0(0x00000000);
	ARM_INITRAM	0	Enable instruction TCM at sys	stem reset.
02h	REG1E08	7:0	Default : 0x00	Access : R/W
(1E08h)	-	7:2	Reserved.	
	ARM_TCM_TIMING[1:0]	1:0	[0]: Pipeline_disable. [1]: Multicycle.	
02h (1E09h)	REG1E09	7:0	Default : 0x00	Access : R/W
	-	7:1	Reserved.	
	ARM_ROM_ZERO_WAIT	0	Enable zero wait state timing	for ROM.
03h	REG1E0C	7:0	Default : 0x00	Access : R/W
(1E0Ch)	- 60' 0'	7:3	Reserved.	
	AHB_CLK_DIV[2:0]	2:0	AHB clock divider.	
04h	REG1E10	7:0	Default : 0x00	Access : R/W
(1E10h)	- //	7:3	Reserved.	
	GPS_CLK_DIV[2:0]	2:0	GPS HCLK divider.	1
05h	REG1E14	7:0	Default : 0x00	Access : R/W
(1E14h)	-	7:3	Reserved.	
40	ARM_WFI_DISABLE[2:0]	2:0	Disable wait for interrupt cloc [0]: Cpu. [1]: Ahb. [2]: Gps.	ck gating.
10h	REG1E40	7:0	Default : 0x00	Access : WO
(1E40h)	-	7:4	Reserved.	
	AB_RXIU_RST	3	Reset arm bridge riu xiu I/F.	
	AB_SXIU_RST	2	Reset arm bridge spi xiu I/F.	



ARM Reg	ister (Bank = 0F)			
Index (Absolute)	Mnemonic	Bit	Description	
	AB_MIU_RST	1	Reset arm bridge miu I/F.	
	ARM_RST	0	Reset arm cpu.	
20h	REG1E80	7:0	Default: 0x00	Access : R/W
(1E80h)	-	7:2	Reserved.	
	JTAG_SYNC_BYPASS	1	Bypass jtag synchronize circu	uit.
	ARM_CLKGEN_BYPASS	0	Bypass arm gated clk circuit.	
30h	REG1EC0	7:0	Default : 0x00	Access: RO, R/W
(1EC0h)	-	7:2	Reserved.	
	ROMBIST_DONE	1	Bist done.	
	ROMBIST_START	0	0 -> 1 Start the bist.	
31h	REG1EC4	7:0	Default : 0x00	Access : R/W
(1EC4h)	-	7:6	Reserved.	
	ROMBIST_SEL[1:0]	5:4	Select bist target.	
	ROMBIST_WIDTH[3:0]	3:0	Target bist width: (width+1)	x8 bit.
32h	REG1EC8	7:0	Default : 0x00	Access : R/W
(1EC8h)	ROMBIST_WORD[7:0]	7:0	Target bist words.	
32h	REG1EC9	7:0	Default: 0x00	Access : R/W
(1EC9h)	ROMBIST_WORD[15:8]	7:0	See description of '1EC8h'.	
33h	REG1ECC	7:0	Default : 0x00	Access : RO
(1ECCh)	ROMBIST_CUR[7:0]	7:0	Current testing words.	
33h	REG1ECD	7:0	Default : 0x00	Access : RO
(1ECDh)	ROMBIST_CUR[15:8]	7:0	See description of '1ECCh'.	
34h	REG1ED0	7:0	Default : 0x00	Access : RO
(1ED0h)	ROMBIST_CRC[7:0]	7:0	Final crc result.	
34h	REG1ED1	7:0	Default : 0x00	Access : RO
(1ED1h)	ROMBIST_CRC[15:8]	7:0	See description of '1ED0h'.	
35h	REG1ED4	7:0	Default : 0x00	Access : RO
(1ED4h)	ROMBIST_CRC[23:16]	7:0	See description of '1ED0h'.	
35h	REG1ED5	7:0	Default : 0x00	Access : RO
(1ED5h)	ROMBIST_CRC[31:24]	7:0	See description of '1ED0h'.	
38h	REG1EE0	7:0	Default : 0x00	Access : RO
(1EE0h)	TCM_BIST_FAIL[7:0]	7:0	TCM Bist fail.	
40h	REG1F00	7:0	Default : 0x00	Access : R/W



T-6 Reserved.	Index (Absolute)	Mnemonic	Bit	Description	
IAHB_HPROT_PR[3:0] 3:0 IAHB HPROT Mask.	(1F00h)	-	7:6	Reserved.	
A0h		IAHB_INCR_WORDS[1:0]	5:4	IAHB INCR words.	
Time		IAHB_HPROT_PR[3:0]	3:0	IAHB HPROT Mask.	
DAHB_INCR_WORDS[1:0] 5:4 DAHB INCR words. DAHB_HPROT_PR[3:0] 3:0 DAHB HPROT Mask. 41h (1F04h) - 7:0 Default: 0x00 Access: R/W - 7:2 Reserved. IAHB_MIU_MASK[1:0] 1:0 [0]: IAHB MIU Mask. [1]: IAHB MIU last from AHB mask. 41h (1F05h) - 7:0 Default: 0x00 Access: R/W - 7:2 Reserved. DAHB_MIU_MASK[1:0] 1:0 [0]: DAHB MIU Mask. [1]: DAHB MIU Mask. [1]: DAHB MIU Mask. [1]: DAHB MIU Mask.	_	REG1F01	7:0	Default: 0x00	Access : R/W
DAHB_HPROT_PR[3:0] 3:0 DAHB HPROT Mask.	(1F01h)	-	7:6	Reserved.	
41h REG1F04 7:0 Default : 0x00 Access : R/W - 7:2 Reserved. IAHB_MIU_MASK[1:0] 1:0 [0]: IAHB MIU Mask. [1]: IAHB MIU last from AHB mask. 41h (1F05h) 7:0 Default : 0x00 Access : R/W - 7:2 Reserved. DAHB_MIU_MASK[1:0] 1:0 [0]: DAHB MIU Mask. [1]: DAHB MIU last from AHB mask.		DAHB_INCR_WORDS[1:0]	5:4	DAHB INCR words.	
Time		DAHB_HPROT_PR[3:0]	3:0	DAHB HPROT Mask.	~ O '
IAHB_MIU_MASK[1:0] 1:0 [0]: IAHB MIU Mask. [1]: IAHB MIU last from AHB mask. 41h (1F05h) 7:0 Default: 0x00 Access: R/W 7:2 Reserved. DAHB_MIU_MASK[1:0] 1:0 [0]: DAHB MIU Mask. [1]: DAHB MIU last from AHB mask.	41h	REG1F04	7:0	Default: 0x00	Access : R/W
[1]: IAHB MIU last from AHB mask. 41h (1F05h) - 7:0 Default: 0x00 Access: R/W - 7:2 Reserved. DAHB_MIU_MASK[1:0] 1:0 [0]: DAHB MIU Mask. [1]: DAHB MIU last from AHB mask.	(1F04h)	-	7:2	Reserved.	
Time		IAHB_MIU_MASK[1:0]	1:0		mask.
DAHB_MIU_MASK[1:0] 1:0 [0]: DAHB MIU Mask. [1]: DAHB MIU last from AHB mask.		REG1F05	7:0	Default: 0x00	Access : R/W
[1]: DAHB MIU last from AHB mask.		-	7:2	Reserved.	
70,00,14		DAHB_MIU_MASK[1:0]	1:0	[0]: DAHB MIU Mask.	
				[1]: DAHB MIU last from AHE	3 mask.
			1		

ARMPFET Register (Bank = 10)

ARMPFET Register (Bank = 10)					
	Mnemonic	Bit	Description		
00h	REG2000	7:0	Default : 0x10	Access : R/W	
(2000h)	REQ_LAST_CTRL_OFF_ICH	7	Disable request to MIU last	flag.	
	-	6	Reserved.		
	REQ_CNT_RPT_MODE_ICH	5	For test.		
	REQ_CNT_CLEAR_ICH	4 For test.			
	DATA_BUF_SIZE_ICH	3	Instruction buffer size 0: 32	-bytes, 1: 64-bytes.	
	DATA_BUF_EN_ICH	2	Instruction buffer enable.		
	MIU_ACCESS_MODE_ICH	1	Instruction request to MIU	path select.	
	MFET_ENABLE_ICH	0	Instruction prefetch enable.		
00h	REG2001	7:0	Default : 0x00	Access : RO, R/W	
(2001h) _ 7 Reserved.		Reserved.			
	BIST_FAIL_PFET_ICH	6	For test.		
	PFET_ROUT_SEL_ICH[1:0]	5:4	For test.		
	MREQ_RESET_ICH	3	Reset request signal.		
	TAG_VALID_CLEAR_ICH	2	Clear prefetch buffer valid b	oits flag.	
	FLUSH_PIPE_EN_ICH	. 1	Flush pipe enable.		
	-	0	Reserved.		
03h	REG200C	7:0	Default : 0x00	Access : RO	
(200Ch)	PFET_ROUT_STATUS0_ICH[7:0]	7:0	For debug.		
03h	REG200D	7:0	Default : 0x00	Access : RO	
(200Dh)	PFET_ROUT_STATUS0_ICH[15:8]	7:0	See description of '200Ch'.		
04h	REG2010	7:0	Default : 0x00	Access : RO	
(2010h)	PFET_ROUT_STATUS1_ICH[7:0]	7:0	For debug.		
04h	REG2011	7:0	Default : 0x00	Access : RO	
(2011h)	PFET_ROUT_STATUS1_ICH[15:8]	7:0	See description of '2010h'.		
05h	REG2014	7:0	Default : 0x00	Access : R/W	
(2014h)	DUMMY05_15_0[7:0]	7:0	Reserved.		
05h	REG2015	7:0	Default : 0x00	Access : R/W	
(2015h)	DUMMY05_15_0[15:8]	7:0	See description of '2014h'.		
06h	REG2018	7:0	Default : 0x00	Access : R/W	
(2018h)	DUMMY06_15_0[7:0]	7:0	Reserved.		



ARMPFET Register (Bank = 10)				
Index (Absolute)	Mnemonic	Bit	Description	
06h	REG2019	7:0	Default : 0x00	Access : R/W
(2019h)	DUMMY06_15_0[15:8]	7:0	See description of '2018h'.	
08h	REG2020	7:0	Default : 0x10	Access : R/W
(2020h)	REQ_LAST_CTRL_OFF_DCH	7	Disable request to MIU last	flag.
	-	6	Reserved.	
	REQ_CNT_RPT_MODE_DCH	5	For test.	
	REQ_CNT_CLEAR_DCH	4	For test.	0
	DATA_BUF_SIZE_DCH	3	Data buffer size 0: 32-bytes	, 1: 64-bytes.
	DATA_BUF_EN_DCH	2	Data buffer enable.	
	MIU_ACCESS_MODE_ICH	1	Instruction request to MIU p	oath select.
	MFET_ENABLE_ICH	0	Instruction prefetch enable.	
08h	REG2021	7:0	Default : 0x00	Access : RO, R/W
(2021h)	-	7 Reserved.		
	BIST_FAIL_PFET_DCH	6	For test.	
Ī	PFET_ROUT_SEL_DCH[1:0]	5:4	For test.	
	MREQ_RESET_DCH	3	Reset request signal.	
	TAG_VALID_CLEAR_DCH	2	Clear prefetch buffer valid bits flag.	
	FLUSH_PIPE_EN_DCH	1	Flush pipe enable.	
	-	0	Reserved.	
09h	REG2024	7:0	Default : 0x0F	Access : R/W
(2024h)	REQ_TIMEOUT_FLUSH_DCH[7:0]	7:0	Start to flush write request	when waiting timeout.
09h	REG2025	7:0	Default : 0x0F	Access : R/W
(2025h)	W_PACK_TIMEOUT_DCH[7:0]	7:0	Start to flush write pack dat	a when waiting timeout.
0Ah	REG2028	7:0	Default : 0xC8	Access : R/W
(2028h)	MCU_REQ_PRIOR_DCH[3:0]	7:4	Set high priority flag to 1 wh the threshold.	nen request number meets
	MCU_REQ_THRD_DCH[3:0]	3:0	Start to request when reque threshold.	est number meets the
0Ah	REG2029	7:0	Default : 0x20	Access : R/W
(2029h)		7	Reserved.	
	MCU_REQ_MAX_DCH[6:0]	6:0	Stop the request when request threshold.	est number meets the
0Bh	REG202C	7:0	Default : 0x00	Access : RO



ARMPFET Register (Bank = 10)					
AKMPFE	Register (Bank = 10)		r		
Index	Mnemonic	Bit	Description		
(Absolute)					
(202Ch)	PFET_ROUT_STATUS0_DCH[7:0]	7:0	For debug.		
0Bh	REG202D	7:0	Default : 0x00	Access : RO	
(202Dh)	PFET_ROUT_STATUS0_DCH[15:8]	7:0	See description of '202Ch'.		
0Ch	REG2030	7:0	Default : 0x00	Access : RO	
(2030h)	PFET_ROUT_STATUS1_DCH[7:0]	7:0	For debug.		
0Ch	REG2031	7:0	Default : 0x00	Access : RO	
(2031h)	PFET_ROUT_STATUS1_DCH[15:8]	7:0	See description of '2030h'.	> O Y	
0Dh	REG2034	7:0	Default : 0x00	Access : R/W	
(2034h)	DUMMY0D_15_0[7:0]	7:0	Reserved.		
0Dh	REG2035	7:0	Default : 0x00	Access : R/W	
(2035h)	DUMMY0D_15_0[15:8]	7:0	See description of '2034h'.		
0Eh	REG2038	7:0	Default : 0x00	Access : R/W	
(2038h)	DUMMY0E_15_0[7:0]	7:0	Reserved.		
0Eh	REG2039	7:0	Default : 0x00	Access : R/W	
(2039h)	DUMMY0E_15_0[15:8]	7:0	See description of '2038h'.		

Doc. No.: 2011010027 - 116 - 1/5/2011



MIU_ATOP Register (Bank = 11)

MIU_ATO	P Register (Bank = 11)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2200	7:0	Default : 0x38	Access : R/W
(2200h)	-	7	Reserved.	<u>~</u> O
	DDRPLL_CLKIN_DIV2_EN	6		
	MCLK_PD	5		
	GPIO_MODE	4		
	GPIO_OENZ	3		
	-	2:1	Reserved.	
	PKG_SEL	0	1: BGA, 0: QFP.	
00h	REG2201	7:0	Default : 0x80	Access: R/W
2201h)	ATOP_PD	7	40	
	RESERVED_00[2:0]	6:4		
	BYPASS_IOM	3		
-	ODT_EN[1:0]	2:1		
	SEL_INTERNAL_DQS	0		
)1h	REG2204	7:0	Default : 0xAA	Access: R/W
(2204h)	CKO_STATE[7:0]	7:0	Set the clock waveform:	
	0,0		8x mode: 10101010.	
			4x mode: 11001100.	
)1h 2205h)	REG2205	7:0	Default : 0xAA	Access : R/W
220311)	DQS_STATE[7:0]	7:0	Set the DQS waveform: 8x mode: 10101010.	
~~?	103		4x mode: 11001100.	
)2h	REG2208	7:0	Default : 0x00	Access : R/W
2208h)	RESERVED_02[7:0]	7:0		
)2h	REG2209	7:0	Default : 0x00	Access : R/W
2209h)	RESERVED_02[15:8]	7:0	See description of '2208h'.	
)3h	REG220C	7:0	Default: 0x00	Access : R/W
220Ch)	RESERVED_03[7:0]	7:0		
)3h	REG220D	7:0	Default : 0x00	Access : R/W
220Dh)	RESERVED_03[15:8]	7:0	See description of '220Ch'.	
)4h	REG2210	7:0	Default : 0x00	Access : R/W
2210h)	-	7:6	Reserved.	



MIU_ATC	DP Register (Bank = 11)			
Index (Absolute)	Mnemonic	Bit	Description	
	RX_EN[5:0]	5:0		
05h	REG2214	7:0	Default: 0x00	Access : R/W
(2214h)	DQSM0_RD_PHASE[3:0]	7:4		
	DQSM0_RD_TIMING[3:0]	3:0		
05h	REG2215	7:0	Default: 0x00	Access : R/W
(2215h)	DQSM1_RD_PHASE[3:0]	7:4		
	DQSM1_RD_TIMING[3:0]	3:0		~ O ' '
06h	REG2218	7:0	Default : 0x00	Access : R/W
(2218h)	RESERVED_06[1:0]	7:6		
	LOOPBACK_DIG_EN[2:0]	5:3		
	LOOPBACK_EN[2:0]	2:0		
06h	REG2219	7:0	Default: 0x00	Access : R/W
(2219h)	TEST_SEL[3:0]	7:4		
	SYN_DEB_BUS_SEL[1:0]	3:2		
	TEST_EN	1		
	TEST_CLK_EN	0		
07h	REG221C	7:0	Default : 0x21	Access : R/W
(221Ch)	DQSM_STA_RST	7		
	DQSM_RST_SEL	6		
	DQSM_SW_RST	5		
	REF_WPTR_EN	4		
	DQSM_DLY[2:0]	3:1		
	EN_MASK	0		
07h	REG221D	7:0	Default: 0x00	Access: RO, R/W
(221Dh)	R_DQSM_STATUS_RISE[1:0]	7:6	Dqs mask rising edge sta	tus.
4.0	R_DQSM_STATUS_FALL[1:0]	5:4	Dqs mask falling edge sta	atus.
	RESERVED_1F	3		
	DQSM1_SKEW[2:0]	2:0		
08h	REG2220	7:0	Default: 0x00	Access : R/W
(2220h)	DLL1_LOW_SPD_EN	7		
	DLL0_LOW_SPD_EN	6		
	DLL_BYPASS_EN[5:0]	5:0		
08h	REG2221	7:0	Default : 0x00	Access : R/W



Index	Mnemonic	Bit	Description	
(Absolute)				
(2221h)	DRV_DATA	7		
	DRV_CMD	6		
	RXCLK_CPL_EN[5:0]	5:0		
09h	REG2224	7:0	Default : 0x00	Access : R/W
(2224h)	TDLINE_SEL[3:0]	7:4		
	-	3:2	Reserved.	
	DQS_DLY_SEL[1:0]	1:0		~ O ' '
09h	REG2225	7:0	Default : 0x00	Access : R/W
(2225h) RESERVED_09[2:0] 7:5				
	DQS_TEST_EN_A	4		
	RESERVED_09_0[1:0]	3:2	407	
	DQS1_DLY_SEL[1:0]	1:0		
0Ah	REG2228	7:0	Default: 0x00	Access : RO, R/W
(2228h)	ODTM_DLY[2:0]	7:5	Odt mask delay.	
-	EN_ODT_MASK	4	Chip side odt mask.	
	R_DQS025X_CNT[3:0]	3:0	Dqs025x cnt status.	
)Ah	REG2229	7:0	Default : 0x00	Access : R/W
(2229h)	RESERVED_0A[6:0]	7:1		
	DDRPLL_CLKPH_MAP_EN	0	DDRPLL_CLKPH_MAP_E	EN.
)Bh	REG222C	7:0	Default : 0x00	Access : R/W
(222Ch)	IO_TEST_DATA[7:0]	7:0		
OBh	REG222D	7:0	Default : 0x00	Access : R/W
(222Dh)	RESERVED_0B[7:0]	7:0		
OCh	REG2230	7:0	Default : 0x00	Access : R/W
(2230h)	CMD_LFSR_EN	7	For internal test only.	
40	RDCRC_DATA_SEL[2:0]	6:4	For internal test only.	
	RDPTG_EN	3	For internal test only.	
4	WDCRC_STOP	2	For internal test only.	
	WDCRC_START	1	For internal test only.	
	WDCRC_RST	0	For internal test only.	
OCh	REG2231	7:0	Default : 0x0E	Access : R/W
(2231h)	RESERVED_0C	7		
	DDR2_8BIT	6	For sel ddr2 8bits.	



MIU_ATO	DP Register (Bank = 11)			
Index (Absolute)	Mnemonic	Bit	Description	
	SEL_DQS_SINGLE_LATCH	5	For sel dqs single latch.	
	SEL_DQS_DIF	4	For sel dqs dif.	
	IO_TEST_RST[2:0]	3:1	For internal test only.	
	IO_TEST_EN	0	For internal test only.	
0Dh	REG2234	7:0	Default : 0x00	Access : R/W
(2234h)	PTN_MODE[7:0]	7:0	For internal test only.	
0Dh	REG2235	7:0	Default : 0x00	Access : R/W
(2235h)	PTN_MODE[15:8]	7:0	See description of '2234h'.	
0Eh	REG2238	7:0	Default : 0x00	Access : R/W
(2238h)	PTN_DATA[7:0]	7:0	For internal test only.	
0Eh	REG2239	7:0	Default : 0x00	Access : R/W
(2239h)	PTN_DATA[15:8]	7:0	See description of '2238h'.	
0Fh	REG223C	7:0	Default : 0x00	Access : RO
(223Ch)	R_READ_CRC[7:0]	7:0	For internal test only.	
0Fh	REG223D	7:0	Default: 0x00	Access : RO
(223Dh)	R_READ_CRC[15:8]	7:0	See description of '223Ch'.	
10h	REG2240	7:0	Default : 0x20	Access : R/W
(2240h)	-	7	Reserved.	
	DDRIP[2:0]	6:4	Clock generator loop filter r	esistor.
	- C V	3:1	Reserved.	
	ENFRUNZ	0	Vco free run disable.	
10h	REG2241	7:0	Default : 0x00	Access : RO
(2241h)	R_DDRPLL_LOCK	7	For internal test only.	
5	R_DDRPLL_SSC_OFF	6	For internal test only.	
4	R_HIGH_FLAG	5	For internal test only.	
		4:0	Reserved.	-
11h	REG2244	7:0	Default : 0x00	Access : R/W
(2244h)	DDRAT[7:0]	7:0		
11h	REG2245	7:0	Default : 0x3C	Access : R/W
(2245h)	DDRAT[15:8]	7:0	See description of '2244h'.	
12h	REG2248	7:0	Default : 0x00	Access : R/W
(2248h)	DDRAT[23:16]	7:0	See description of '2244h'.	
12h	REG2249	7:0	Default : 0x00	Access : R/W



MIU_ATC	P Register (Bank = 11))		
Index (Absolute)	Mnemonic	Bit	Description	
(2249h)	DDRAT[31:24]	7:0	See description of '2244h	ı'. _.
13h	REG224C	7:0	Default: 0x00	Access : R/W
(224Ch)	RESERVED_13[7:0]	7:0		
L3h	REG224D	7:0	Default : 0x00	Access : R/W
(224Dh)	RESERVED_13[15:8]	7:0	See description of '224Ch	ı'.
L4h	REG2250	7:0	Default : 0x00	Access : R/W
(2250h)	DDFSTEP[7:0]	7:0	Clock spread spectrum st	cep.
L4h	REG2251	7:0	Default : 0x80	Access : R/W
2251h)	DDR_SSC_EN	7	Clock spread spectrum enable.	
	DDR_SSC_MODE	6	Clock spread spectrum mode.	
	DDFT[1:0]	5:4	Clock generator test mode.	
	-	3:2	Reserved.	
	DDFSTEP[9:8]	1:0	See description of '2250h	n'.
(22541)	REG2254	7:0	Default : 0x00	Access : R/W
	DDFSPAN[7:0]	7:0	Clock spread spectrum pe	eriod.
15h	REG2255	7:0	Default: 0x00	Access : R/W
(2255h)	-	7:6	Reserved.	
	DDFSPAN[13:8]	5:0	See description of '2254h	ı'.
L6h	REG2258	7:0	Default: 0x04	Access: RO, R/W
2258h)	R_DUTY_FLAG	7		
	RESERVED_16_6_	6		
	DUTY_DIV[1:0]	5:4		
X	DUTY_VT[1:0]	3:2		
5	DUTY_EXPECT	1		
	DUTY_ENDUTY	0		
L6h	REG2259	7:0	Default : 0x00	Access : R/W
(2259h)	RESERVED_16[7:0]	7:0		
L7h	REG225C	7:0	Default : 0x00	Access : R/W
(225Ch)	RESERVED_17[7:0]	7:0		
L7h	REG225D	7:0	Default : 0x00	Access : R/W
(225Dh)	RESERVED_17[15:8]	7:0	See description of '225Ch	n'.
L8h	REG2260	7:0	Default: 0x00	Access : R/W
2260h)	1		1	



MIU_ATOP Register (Bank = 11)					
Index (Absolute)	Mnemonic	Bit	Description		
18h	REG2261	7:0	Default : 0x02	Access : R/W	
(2261h)	DDFSET[15:8]	7:0	See description of '2260h'.		
19h	REG2264	7:0	Default : 0x00	Access : R/W	
(2264h)	DDFSET[23:16]	7:0	See description of '2260h'.		
19h	REG2265	7:0	Default : 0x80	Access : R/W	
(2265h)	DDRPLL_PD	7	PII power down mode.		
	DDRPLL_PORST	6	PII power on reset.		
	DDRPLL_RESET	5	PII reset.		
	-	4:0	Reserved.		
1Ah	REG2268	7:0	Default : 0x00	Access : R/W	
(2268h)	DDRPLL_INPUT_DIV_SECOND[7:0]	7:0	Set the clock frequency for	dram.	
1Ah	REG2269	7:0	Default: 0x03	Access : R/W	
(2269h)	DDRPLL_LOOP_DIV_SECOND[7:0]	7:0	Set the clock frequency for	dram.	
1Bh	REG226C	7:0	Default : 0x02	Access : R/W	
(226Ch)	-	7:4	Reserved.		
	CLKPH_CKO[3:0]	3:0	MCLK2X_SKEW_MCLK phase select.		
1Bh	REG226D	7:0	Default : 0x40	Access : R/W	
(226Dh)	DDRPLL_LOOP_DIV_FIRST[1:0]	7:6	Set the clock frequency for	dram.	
	DDRPLL_INPUT_DIV_FIRST[1:0]	5:4	Set the clock frequency for	dram.	
	- () \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	3:0	Reserved.		
1Ch	REG2270	7:0	Default : 0x66	Access : R/W	
(2270h)	CLKPH_DQ1[3:0]	7:4	MCLK2X_SKEW_DQ1 phase	e select.	
N.O	CLKPH_DQ0[3:0]	3:0	MCLK2X_SKEW_DQ0 phase	select.	
1Ch	REG2271	7:0	Default : 0x22	Access : R/W	
(2271h)	CLKPH_DQS1[3:0]	7:4	MCLK2X_SKEW_DQS1 phas	se select.	
	CLKPH_DQS0[3:0]	3:0	MCLK2X_SKEW_DQS0 phas	se select.	
1Dh	REG2274	7:0	Default : 0x22	Access : R/W	
(2274h)	CLKPH_DQSM[3:0]	7:4	MCLK2X_SKEW_DQSMASK	phase select.	
	CLKPH_CMD[3:0]	3:0	MCLK2X_SKEW_CMD phase	select.	
1Dh	REG2275	7:0	Default : 0x22	Access : R/W	
(2275h)	CLKPH_SP1[3:0]	7:4	MCLK2X_SKEW_spare1 pha	ase select.	
	CLKPH_SP0[3:0]	3:0	MCLK2X_SKEW_spare0 pha	ase select.	
1Eh	REG2278	7:0	Default : 0x30	Access : R/W	



MIU_AT(OP Register (Bank = 11)		
Index (Absolute)	Mnemonic	Bit	Description	
(2278h)	DQS_PRE_STATE[7:0]	7:0	Set the DQS preamble	e waveform.
1Eh	REG2279	7:0	Default : 0x00	Access : R/W
(2279h)	-	7	Reserved.	
	DQS_SKEW[2:0]	6:4		
	-	3	Reserved.	
	DQSM_SKEW[2:0]	2:0		
1Fh	REG227C	7:0	Default : 0x00	Access : R/W
(227Ch)	-	7	Reserved.	
	DQ_SKEW[2:0]	6:4		
	-	3	Reserved.	
	OEN_SKEW[2:0]	2:0	403	
1Fh	REG227D	7:0	Default: 0x00	Access : R/W
(227Dh)	-	7	Reserved.	•
	CKO_SKEW[2:0]	6:4		
_	-	3	Reserved.	
	CMD_SKEW[2:0]	2:0		
28h	REG22A0	7:0	Default : 0x00	Access : R/W
(22A0h)	RESERVED_28[7:0]	7:0		
28h	REG22A1	7:0	Default : 0x00	Access : R/W
(22A1h)	RESERVED_28[15:8]	7:0	See description of '22	A0h'.
29h	REG22A4	7:0	Default : 0x00	Access : R/W
(22A4h)	RESERVED_29[7:0]	7:0		
29h	REG22A5	7:0	Default : 0x00	Access : R/W
(22A5h)	RESERVED_29[15:8]	7:0	See description of '22	A4h'.
2Ah	REG22A8	7:0	Default : 0x33	Access : R/W
(22A8h)	RESERVED_2A[0]	7		
	DRVP_CLK[2:0]	6:4		
		3	Reserved.	
	DRVN_CLK[2:0]	2:0		
2Ah	REG22A9	7:0	Default : 0x00	Access : R/W
(22A9h)	RESERVED_2A[8:1]	7:0	See description of '22	
2Eh	REG22B8	7:0	Default: 0x33	Access : R/W
(22B8h)	-	7	Reserved.	



	P Register (Bank = 11)			
Index (Absolute)	Mnemonic	Bit	Description	
	DRVN_UDQS[2:0]	6:4	DRVN.	
	-	3	Reserved.	
	DRVN_LDQS[2:0]	2:0	DRVN.	~0
2Eh	REG22B9	7:0	Default : 0x33	Access : R/W
(22B9h)	-	7	Reserved.	
	DRVN_CMD[2:0]	6:4	DRVN.	
	-	3	Reserved.	<u> </u>
	DRVN_DQ[2:0]	2:0	DRVN.	
2Fh	REG22BC	7:0	Default : 0x33	Access : R/W
(22BCh)	-	7	Reserved.	
	DRVP_UDQS[2:0]	6:4	DRVP.	
	-	3	Reserved.	
	DRVP_LDQS[2:0]	2:0	DRVP.	
2Fh (22BDh)	REG22BD	7:0	Default : 0x33	Access : R/W
	-	7	Reserved.	
	DRVP_CMD[2:0]	6:4	DRVP.	
	-	3	Reserved.	
	DRVP_DQ[2:0]	2:0	DRVP.	
30h	REG22C0	7:0	Default : 0x0A	Access : R/W
(22C0h)	DLL_TEST_CLK_EN	7	Test CLK enable.	
	DLL_LOW_SPD_EN	6	Reduce the speed of the dl	l, it is for ddr2.
70	AVG_MODE[1:0]	5:4	Average mode setting: 0: Single; 1: by2; 2: by4; 3	: hv8
	DLL_CHG_N	3	Sample clock set by SW.	. 570.
	DLL_RST	2	DLL Calibration Reset.	
	DLL_PD	1	DLL Calibration HW power	down.
&O	DLL_CAL_SW	0	DLL Calibration SW mode.	
30h	REG22C1	7:0	Default : 0x00	Access : RO, R/W
(22C1h)	R_DLL_REDU_CODE	7	Calibration output.	
	DLL_RD_OUT_SEL[2:0]	6:4	Reg33 read out selection:	
			0: Reg_r_sar_cnt; 1:reg_r_	_dll_code; 2: reg_r_avg;
			3:reg_r_dll0_code; 4:reg_r	
	SAR_OFF	3	Test CLK enable.	



Doc. No.: 20110	· 	MIU_ATOP Register (Bank = 11)				
Index (Absolute)	Mnemonic	Bit	Description			
	AVG_EN	2	Reduce the speed of the dl	l, it is for ddr2.		
	HW_UPCODE_EN	1	Enable HW auto update DL period.	L code setting in refresh		
	DYN_UPCODE_EN	0	Enable update DLL code se	tting in refresh period.		
31h	REG22C4	7:0	Default : 0x20	Access : R/W		
(22C4h)	DLL_PS_CYCLE[7:0]	7:0	Change the pulse time of D	LL.		
31h	REG22C5	7:0	Default : 0x00	Access : R/W		
(22C5h)	DLL_TEST[7:0]	7:0	For dll test.			
32h	REG22C8	7:0	Default : 0x01	Access : R/W		
(22C8h)	DLL_CODE[7:0]	7:0	Change the delay time of the DLL (0: max delay,. 1: Min delay).			
32h	REG22C9	7:0	Default : 0xF0	Access : R/W		
(22C9h)	DLL_PH[3:0]	7:4	Select the phase of DLL.			
	-	3:2	Reserved.			
	DLL_CODE[9:8]	1:0	See description of '22C8h'.			
33h	REG22CC	7:0	Default: 0x00	Access : RO		
(22CCh)	R_DLL_RD_OUT[7:0]	7:0	For internal test only.	1		
33h	REG22CD	7:0	Default : 0x00	Access: RO, R/W		
(22CDh)	ALWAYS_IN	7				
	RESERVED_33[4:0]	6:2				
	R_DLL_RD_OUT[9:8]	1:0	See description of '22CCh'.	1		
34h	REG22D0	7:0	Default : 0x00	Access : R/W		
(22D0h)	DLL0_CODE[7:0]	7:0	For dqs0 dll.	1		
34h	REG22D1	7:0	Default : 0x02	Access : R/W		
(22D1h)	-	7:2	Reserved.			
	DLL0_CODE[9:8]	1:0	See description of '22D0h'.	1		
35h	REG22D4	7:0	Default : 0x00	Access : R/W		
(22D4h)	DLL1_CODE[7:0]	7:0	For dqs1 dll.	T		
35h	REG22D5	7:0	Default : 0x00	Access : R/W		
(22D5h)	-	7:2	Reserved.			
	DLL1_CODE[9:8]	1:0	See description of '22D4h'.	T		
36h	REG22D8	7:0	Default : 0x00	Access : R/W		
(22D8h)	RESERVED_36[7:0]	7:0				



MIU_ATC		MIU_ATOP Register (Bank = 11)				
Index (Absolute)	Mnemonic	Bit	Description			
36h	REG22D9	7:0	Default : 0x00	Access : R/W		
(22D9h)	RESERVED_36[15:8]	7:0	See description of '22D8h'.			
37h	REG22DC	7:0	Default : 0xDD	Access : R/W		
(22DCh)	DLL1_PH[3:0]	7:4	For 1 dqs delay phase select.			
	DLL0_PH[3:0]	3:0	For 0 dqs delay phase selec	t.		
38h	REG22E0	7:0	Default : 0x00	Access : R/W		
(22E0h)	RESERVED_38[4:0]	7:3		> O Y		
	REC_CAL_HLVL_CHG	2	Inverter the output.			
	REC_CAL_EN	1	Receiver Calibration HW en	able.		
	REC_CAL_SW	0	Receiver Calibration SW mo	ode.		
38h	REG22E1	7:0	Default : 0x00	Access: RO, R/W		
(22E1h)	R_REC_CAL_HIGH	7	Calibration output.			
	REC_CAL_REFSEL[2:0]	6:4	Select the trig level reference of the receiver calibration.			
	-	3:2	Reserved.			
		Enable HW auto update Trigger level setting in refresh period.				
	DYN_UPTRLVL_EN	0	Enable update Trigger level	setting in refresh period.		
39h	REG22E4	7:0	Default : 0x01	Access : R/W		
(22E4h)	RESERVED_39	7				
	REC_CAL_TRIG_CNT[2:0]	6:4	Auto calibration iteration nu	ımber.		
	REC_CAL_TRIG_LVL[3:0]	3:0	Trigger level setting by SW			
39h	REG22E5	7:0	Default : 0x00	Access : RO		
(22E5h)	R_REC_CAL_TRIG_LVL[3:0]	7:4	Auto update value.			
5	R_REC_CAL_CNT[3:0]	3:0	Calibration HW counter out	put.		
3Ah	REG22E8	7:0	Default : 0x00	Access : R/W		
(22E8h)	REC_TRIG_LVL1[3:0]	7:4	IO pad receiver trigger leve	el control bits.		
	REC_TRIG_LVL0[3:0]	3:0	IO pad receiver trigger level control bits.			
3Ah	REG22E9	7:0	Default : 0x00	Access : R/W		
(22E9h)	REC_TRIG_LVL3[3:0]	7:4	IO pad receiver trigger leve	el control bits.		
	REC_TRIG_LVL2[3:0]	3:0	IO pad receiver trigger leve	el control bits.		
3Bh	REG22EC	7:0	Default : 0x00	Access : R/W		
(22ECh)	REC_TRIG_LVL5[3:0]	7:4	IO pad receiver trigger leve	el control bits.		
	REC_TRIG_LVL4[3:0]	3:0	IO pad receiver trigger leve	el control bits.		



MIU_ATO	OP Register (Bank = 11)			
Index (Absolute)	Mnemonic	Bit	Description	
3Bh	REG22ED	7:0	Default : 0x00	Access : R/W
(22EDh)	RESERVED_3B[1:0]	7:6		
	DRV_CAL_RST_DATA	5		
	DRV_CAL_RST	4		
	REC_TRIG_LVL6[3:0]	3:0	IO pad receiver trigger leve	el control bits.
3Ch	REG22F0	7:0	Default : 0x00	Access : R/W
(22F0h)	SEL_DRV_CAL_PMOS	7	Select calibration PMOS.	
	SEL_DRV_CAL_HSCMP	6	Select high speed comparat	tor for calibration.
	SEL_DDR2	5	Select DDR2 mode.	
	DRV_CAL_RES_MEASURE_EN	4	Enable to measure the internal resistor.	
	DRV_CAL_SAMP	3	Sample clock of offset cancellation comparator.	
	DRV_CAL_HLVL_CHG	2	Inverter the output.	
	DRV_CAL_EN	1	Driving Calibration HW enal	ble.
	DRV_CAL_SW	0	Driving Calibration SW mod	le.
3Ch	REG22F1	7:0	Default : 0x00	Access : RO, R/W
(22F1h)	R_DRV_CAL_HIGH	7	Calibration output.	
	DRV_CAL_S[2:0]	6:4	Driver strength programmable resister.	
	-	3:2	Reserved.	
	HW_UPDRV_EN	1	Enable HW auto update Tri	m Resistor setting in refresh
			period.	
	DYN_UPDRV_EN	0	Enable update Trim Resisto	r setting in refresh period.
3Dh	REG22F4	7:0	Default : 0x00	Access : R/W
(22F4h)	DRV_CAL_DRV_CNT[2:0]	7:5	Auto calibration iteration nu	ımber.
5	DRV_CAL_TRMRES_SW	4	Trim resistor setting by SW	
	DRV_CAL_TRMRES[3:0]	3:0	Trim resistor setting by SW	
3Dh	REG22F5	7:0	Default : 0x00	Access : RO
(22F5h)	R_DRV_CAL_DRV[3:0]	7:4	Auto update value.	
	R_DRV_CAL_CNT[3:0]	3:0	Calibration HW counter out	put.
3Eh	REG22F8	7:0	Default : 0x00	Access : R/W
(22F8h)	RESERVED_3E[7:0]	7:0		
3Eh	REG22F9	7:0	Default : 0x00	Access : R/W
(22F9h)	RESERVED_3E[15:8]	7:0	See description of '22F8h'.	
3Fh	REG22FC	7:0	Default : 0x00	Access : R/W



Doc. No : 2011010027					
MIU_ATOP Register (Bank = 11)					
Index (Absolute)	Mnemonic	Bit	Description		
(22FCh)	RESERVED_3F[7:0]	7:0			
3Fh	REG22FD	7:0	Default : 0x00	Access : R/W	
(22FDh)	RESERVED_3F[15:8]	7:0	See description of '22FCh'.		

31004

Doc. No.: 2011010027 - 128 - 1/5/2011



MIU_DIG Register (Bank = 12)

	Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2400	7:0	Default : 0x00	Access : R/W
(2400h)	-	7:6	Reserved.	
	AUTO_REF_OFF	5	Turn off auto refresh.	
	ODT	4	Turn on ODT (only for ddr2/	ddr3).
	RSTZ	3	Dram reset.	
	CS	2	Dram chip select.	79
	CKE	1	Enable CKE.	
	INIT_MIU	0	Auto initial dram cycle.	_
00h	REG2401	7:0	Default : 0x00	Access : RO, R/W
(2401h)	R_INIT_DONE	7	Auto initial dram cycle done flag.	
	R_SINGLE_CMD_DONE	6	Single cmd done flag.	
	SELF_REFRESH	5	Enter self refresh mode.	
	DPD	4	Enter deep power down mod	de (mobile dram only).
	SINGLE_CMD[2:0]	3:1	Single cmd= {rasz,casz,wez}.	
	SINGLE_CMD_EN	0	Issue single cmd.	
01h	REG2404	7:0	Default: 0x00	Access: R/W
(2404h)	CA_SIZE[1:0]	7:6	00: 8col, 01: 9col, 10: 10col	, 11: reserved.
	BA_SIZE[1:0]	5:4	00: 2ba, 01: 4ba, 10: 8ba, 1	1: reserved.
	DRAM_BUS[1:0]	3:2	00: 16bit, 01: 32bit, 10: 64b	oit, 11: reserved.
	DRAM_TYPE[1:0]	1:0	00: Sdr, 01: ddr, 10: ddr2, 1	1: ddr3.
01h	REG2405	7:0	Default : 0xF0	Access : R/W
(2405h)	CKO_OENZ	7	Ck output enable.	
9	ADR_OENZ	6	Address output enable.	
	DQ_OENZ	5	Data output enable.	
60	CKE_OENZ	4	Cke output enable.	
	DATA_SWAP[1:0]	3:2	01: [15:0], 10: [31:16].	
	DATA_RATIO[1:0]	1:0	00: 1x, 01: 2x, 10: 4x, 11: 8	3x.
02h	REG2408	7:0	Default : 0x09	Access : R/W
(2408h)	I64_MODE	7	0: All 128 internal bus, 1: support 64 internal bus (o	only 4x mode).
	FORCE_DDR_RD_ACT	6	Force the access status to reference.	ead, for analog design



MIU_DIG	Register (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description		
	-	5	Reserved.		
	RD_TIMING[4:0]	4:0	Read back data delay timing		
02h	REG2409	7:0	Default: 0x00	Access : R/W	
(2409h)	SRC_MCLK_DLY[1:0]	7:6	Select clock delay path.		
	SRC_MCLK_INV	5	Select inversed clock source.		
	SRC_MCLK_SEL	4	Clock source select.		
	MCP_TYPE	3	Internal MCP sdram type sel	ect.	
	MCP_EN	2	Internal MCP sdram enable.		
	RD_MCK_SEL	1	Feedback mclk/internal mclk.		
	RD_IN_PHASE	0	Read timing phase.		
03h	REG240C	7:0	Default : 0x08	Access : R/W	
(240Ch)	TREFPERIOD[7:0]	7:0	Refresh cycle period, unit 16	mclk.	
03h	REG240D	7:0	Default: 0x04	Access : R/W	
(240Dh)	SCRAMBLE_EN	7	Enable scramble function.		
	MOBILE_DRAM	6	Dram type is mobile dram.		
	ODT_ALWAYS_ON	5	Odt always on.		
	CKE_ALWAYS_ON	4	Cke always on.		
	I32_MODE	3	Support 32 internal bus.		
	TCKE[2:0]	2:0	Dram TCKE timing.		
04h	REG2410	7:0	Default: 0x33	Access : R/W	
(2410h)	TRP[3:0]	7:4	Dram TRP timing.		
	TRCD[3:0]	3:0	Dram TRCD timing.		
04h	REG2411	7:0	Default : 0x08	Access : R/W	
(2411h)	TRP_4	7	Dram tRP timing counter bit-	1.	
	TRCD_4	6	Dram tRCD timing counter b	it4.	
4.0	TRAS[5:0]	5:0	Dram TRAS timing.		
05h	REG2414	7:0	Default : 0x12	Access : R/W	
(2414h)	TRTP[3:0]	7:4	Dram TRTP timing.		
	TRRD[3:0]	3:0	Dram TRRD timing.		
05h	REG2415	7:0	Default : 0x0C	Access : R/W	
(2415h)	-	7:6	Reserved.		
	TRC[5:0]	5:0	Dram TRC timing.		
06h	REG2418	7:0	Default : 0x61	Access : R/W	



MIU_DIG	Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
(2418h)	TWR[3:0]	7:4	Dram TWR timing: write reco	overy time.
	TWL[3:0]	3:0	Dram TWL timing: write late	ncy.
06h	REG2419	7:0	Default : 0x63	Access : R/W
(2419h)	TRTW[3:0]	7:4	Read to write delay.	
	TWTR[3:0]	3:0	Dram TWTR timing: write to	read delay.
07h	REG241C	7:0	Default : 0x0E	Access : R/W
(241Ch)	TRFC[7:0]	7:0	Dram TRFC timing.	~ O ' '
07h	REG241D	7:0	Default: 0x10	Access : R/W
(241Dh)	TWR_4	7	Dram tWR timing counter bit4: write recovery time.	
	TCCD[2:0]	6:4	Dram TCCD timing.	
	-	3:0	Reserved.	
08h	REG2420	7:0	Default: 0x00	Access : R/W
(2420h)	MR0[7:0]	7:0	Mode register 0.	
08h	REG2421	7:0	Default: 0x00	Access : R/W
(2421h)	MR0[15:8]	7:0	See description of '2420h'.	
	REG2424	7:0	Default: 0x00	Access : R/W
(2424h)	MR1[7:0]	7:0	Mode register 1.	
09h	REG2425	7:0	Default : 0x40	Access : R/W
(2425h)	MR1[15:8]	7:0	See description of '2424h'.	
)Ah	REG2428	7:0	Default : 0x00	Access : R/W
(2428h)	MR2[7:0]	7:0	Mode register 2.	
0Ah	REG2429	7:0	Default : 0x80	Access : R/W
(2429h)	MR2[15:8]	7:0	See description of '2428h'.	
0Bh	REG242C	7:0	Default : 0x00	Access : R/W
(242Ch)	MR3[7:0]	7:0	Mode register 3.	
0Bh	REG242D	7:0	Default : 0xC0	Access : R/W
(242Dh)	MR3[15:8]	7:0	See description of '242Ch'.	
OCh 🗼	REG2430	7:0	Default : 0x00	Access : R/W
(2430h)	MRX[7:0]	7:0	Single command mode regist	ter.
OCh	REG2431	7:0	Default : 0x00	Access : R/W
(2431h)	MRX[15:8]	7:0	See description of '2430h'.	
0Dh	REG2434	7:0	Default : 0x00	Access : R/W
(2434h)	DEB_SEL[7:0]	7:0	For internal test only, select	debug result.



	MIU_DIG Register (Bank = 12)					
Index (Absolute)	Mnemonic	Bit	Description			
0Dh	REG2435	7:0	Default : 0x00	Access : R/W		
(2435h)	DEB_SEL[15:8]	7:0	See description of '2434h'.			
0Eh	REG2438	7:0	Default : 0x00	Access : RO		
(2438h)	R_DEB_BUS[7:0]	7:0	Debug port.			
0Eh	REG2439	7:0	Default : 0x00	Access : RO		
(2439h)	R_DEB_BUS[15:8]	7:0	See description of '2438h'.			
0Fh	REG243C	7:0	Default: 0x00	Access : R/W		
(243Ch)	SW_RST_G3	7	Miu arbiter group 3 software	reset.		
	SW_RST_G2	6	Miu arbiter group 2 software	reset.		
	SW_RST_G1	5	Miu arbiter group 1 software reset.			
	SW_RST_G0	4	Miu arbiter group 0 software reset.			
	SW_INIT_DONE	3	Sw initial done and turn on arbiter.			
	-	2	Reserved.			
	DFT_ADRMD	1	For internal test only.			
	SW_RST_MIU	0	Miu software reset.			
0Fh	REG243D	7:0	Default: 0x0C	Access : R/W		
(243Dh)	NO_RQ_CTRL_EN	7	Turn on the function of when to MIU, let MIU keep servicin timeouted.	there is no any other requesting the client which is		
	CMD_FIFO_4_STAGE	6	Control command fifo to 4 st	tage (default 8 stage).		
	SYNC_IN_16_STAGE	5	Control sync fifo to 16 stage	(default 8 stage).		
	SYNC_OUT_THRESHOLD[4:0]	4:0	Sync out FIFO full threshold.			
10h	REG2440	7:0	Default: 0x00	Access : R/W		
(2440h)	RQ0_ORDER_CTRL_EN[7:0]	7:0	Request group 0 order contr	ol.		
10h	REG2441	7:0	Default : 0x00	Access : R/W		
(2441h)	RQ0_ORDER_CTRL_EN[15:8]	7:0	See description of '2440h'.			
11h	REG2444	7:0	Default : 0x00	Access : R/W		
(2444h)	RQ1_ORDER_CTRL_EN[7:0]	7:0	Request group 1 order contr	ol.		
11h	REG2445	7:0	Default : 0x00	Access : R/W		
(2445h)	RQ1_ORDER_CTRL_EN[15:8]	7:0	See description of '2444h'.			
12h	REG2448	7:0	Default : 0x00	Access : R/W		
(2448h)	RQ2_ORDER_CTRL_EN[7:0]	7:0	Request group 2 order contr	ol.		
12h	REG2449	7:0	Default : 0x00	Access : R/W		



	· - · · - ·	MIU_DIG Register (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description			
(2449h)	RQ2_ORDER_CTRL_EN[15:8]	7:0	See description of '2448h'.			
13h	REG244C	7:0	Default : 0x00	Access : R/W		
(244Ch)	RQ3_ORDER_CTRL_EN[7:0]	7:0	Request group 3 order contr	ol.		
13h	REG244D	7:0	Default : 0x00	Access : R/W		
(244Dh)	RQ3_ORDER_CTRL_EN[15:8]	7:0	See description of '244Ch'.			
14h	REG2450	7:0	Default : 0x00	Access : R/W		
(2450h)	RESERVED_14_0[3:0]	7:4	Reserved.	~ O ' '		
	MULTI_ACT_CTRL_EN2	3	Id3 act 2 ba enable.			
	MULTI_ACT_CTRL_EN1	2	Id2 act 2 ba enable.			
	MULTI_ACT_CTRL_EN0	1	Id1 act 2 ba enable.			
	MULTI_ACT_CTRL_EN	0	All client act 2 ba enable.			
14h	REG2451	7:0	Default : 0x00	Access : R/W		
(2451h)	RESERVED_14_1[1:0]	7:6	Reserved.			
	MULTI_ACT_CTRL_ID0[5:0]	5:0	Id1 for act 2 ba.			
_	REG2454	7:0	Default : 0x00	Access : R/W		
(2454h)	RESERVED_15_0[1:0]	7:6	Reserved.			
	MULTI_ACT_CTRL_ID1[5:0]	5:0	Id2 for act 2 ba.	1		
15h	REG2455	7:0	Default : 0x00	Access : R/W		
(2455h)	RESERVED_15_1[1:0]	7:6	Reserved.			
	MULTI_ACT_CTRL_ID2[5:0]	5:0	Id3 for act 2 ba.	1		
16h	REG2458	7:0	Default : 0x00	Access : R/W		
(2458h)	ADDR_BALANCE_SEL[7:0]	7:0	Address switch control.	1		
16h	REG2459	7:0	Default : 0x00	Access : R/W		
(2459h)	ADDR_BALANCE_SEL[15:8]	7:0	See description of '2458h'.	1		
17h	REG245C	7:0	Default : 0x00	Access : R/W		
(245Ch)	GROUP_DATA_MASK[7:0]	7:0	For internal test.			
17h	REG245D	7:0	Default : 0x00	Access: R/W		
(245Dh)	GROUP_DATA_MASK[15:8]	7:0	See description of '245Ch'.			
18h	REG2460	7:0	Default : 0x00	Access : R/W		
(2460h)	-	7:3	Reserved.			
	RO_PROTECT2_EN	2	Read only protect 2 enable.			
	RO_PROTECT1_EN	1	Read only protect 1 enable.			
	RO_PROTECTO_EN	0	Read only protect 0 enable.			



	MIU_DIG Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
18h	REG2461	7:0	Default : 0x00	Access : R/W
(2461h)	ANA_BIST_EN	7	For internal test only.	
	ADC_TEST_EN	6	For internal test only.	
	-	5:0	Reserved.	
19h	REG2464	7:0	Default : 0x00	Access : R/W
(2464h)	RO_PROTECTO_START[7:0]	7:0	Read only protect 0 start add	dress unit 4kb.
19h	REG2465	7:0	Default : 0x00	Access : R/W
(2465h)	RO_PROTECTO_START[15:8]	7:0	See description of '2464h'.	
1Ah	REG2468	7:0	Default : 0x00	Access : R/W
(2468h)	RO_PROTECT0_END[7:0]	7:0	Read only protect 0 end add	ress unit 4kb.
1Ah	REG2469	7:0	Default : 0x00	Access : R/W
(2469h)	RO_PROTECT0_END[15:8]	7:0	See description of '2468h'.	
1Bh	REG246C	7:0	Default: 0x00	Access : R/W
(246Ch)	RO_PROTECT1_START[7:0]	7:0	Read only protect 1 start add	dress unit 4kb.
1Bh	REG246D	7:0	Default : 0x00	Access : R/W
(246Dh)	RO_PROTECT1_START[15:8]	7:0	See description of '246Ch'.	T
1Ch	REG2470	7:0	Default: 0x00	Access : R/W
(2470h)	RO_PROTECT1_END[7:0]	7:0	Read only protect 1 end add	ress unit 4kb.
1Ch	REG2471	7:0	Default : 0x00	Access : R/W
(2471h)	RO_PROTECT1_END[15:8]	7:0	See description of '2470h'.	T
1Dh	REG2474	7:0	Default : 0x00	Access : R/W
(2474h)	RO_PROTECT2_START[7:0]	7:0	Read only protect 2 start add	dress unit 4kb.
1Dh	REG2475	7:0	Default : 0x00	Access : R/W
(2475h)	RO_PROTECT2_START[15:8]	7:0	See description of '2474h'.	1
1Eh	REG2478	7:0	Default : 0x00	Access : R/W
(2478h)	RO_PROTECT2_END[7:0]	7:0	Read only protect 2 start add	dress unit 4kb.
1Eh	REG2479	7:0	Default : 0x00	Access : R/W
(2479h)	RO_PROTECT2_END[15:8]	7:0	See description of '2478h'.	1
1Fh	REG247C	7:0	Default : 0x00	Access : R/W
(247Ch)	GATED_CONTROL[7:0]	7:0	For power saving gated cont	rol.
1Fh	REG247D	7:0	Default : 0x00	Access : R/W
(247Dh)	GATED_CONTROL[15:8]	7:0	See description of '247Ch'.	1
20h	REG2480	7:0	Default: 0x00	Access : R/W



MIU_DIO	G Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
(2480h)	-	7	Reserved.	
	RQ0_CEASELESS_EN	6	Group 0 ceaseless enable.	
	RQ0_GROUP_DEADLINE_EN	5	Group 0 deadline enable.	
	RQ0_TIMEOUT_EN	4	Group 0 timeout enable.	
	RQ0_GROUP_LIMIT_EN	3	Group 0 group limit enable.	
	RQ0_MEMBER_LIMIT_EN	2	Group 0 member limit enable	e.
	RQ0_SET_PRIORITY	1	Group 0 set priority pulse.	~ O ' '
	RQ0_ROUND_ROBIN	0	Group 0 round robin enable.	
20h	REG2481	7:0	Default : 0x80	Access : R/W
(2481h)	RQ0_ARBITER_SKIP_ON	7	Group 0 skip empty ready or).
	RQ0_GROUP_CUT_IN_EN	6	Group 0 group cut in enable.	
	RQ0_MEMBER_CUT_IN_EN	5	Group 0 pre-arbiter cut in enable.	
	RQ0_LAST_DONE_Z_OFF	4	Group 0 last_done_z off.	
	RQ0_CNT3_CTRL_EN	3	Group 0 flow control 3 enable	e.
	RQ0_CNT2_CTRL_EN	2	Group 0 flow control 2 enable	e.
	RQ0_CNT1_CTRL_EN	1	Group 0 flow control 1 enable.	
	RQ0_CNT0_CTRL_EN	0	Group 0 flow control 0 enable	e.
21h	REG2484	7:0	Default : 0x00	Access : R/W
(2484h)	RQ0_MEMBER_MAX[7:0]	7:0	Group 0 member max service	e number, unit 4.
21h	REG2485	7:0	Default : 0x00	Access : R/W
(2485h)	RQ0_GROUP_MAX[7:0]	7:0	Group 0 group max service r	number, unit 4.
22h	REG2488	7:0	Default : 0x00	Access : R/W
(2488h)	RQ0_TIMEOUT[7:0]	7:0	Group 0 time out number.	
22h	REG2489	7:0	Default : 0x00	Access : R/W
(2489h)	RQ0_TIMEOUT[15:8]	7:0	See description of '2488h'.	
23h	REG248C	7:0	Default : 0x00	Access : R/W
(248Ch)	RQ0_MASK[7:0]	7:0	Group 0 request mask.	
23h	REG248D	7:0	Default : 0x00	Access : R/W
(248Dh)	RQ0_MASK[15:8]	7:0	See description of '248Ch'.	
24h	REG2490	7:0	Default : 0xFF	Access : R/W
(2490h)	RQ0_HPMASK[7:0]	7:0	Group 0 high priority mask.	
24h	REG2491	7:0	Default : 0xFF	Access : R/W
(2491h)	RQ0_HPMASK[15:8]	7:0	See description of '2490h'.	



MIU_DIG	Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
25h	REG2494	7:0	Default : 0x10	Access : R/W
(2494h)	RQ01_PRIORITY[3:0]	7:4	Group0 2nd priority id.	
	RQ00_PRIORITY[3:0]	3:0	Group0 1st priority id.	
25h	REG2495	7:0	Default: 0x32	Access : R/W
(2495h)	RQ03_PRIORITY[3:0]	7:4	Group0 4th priority id.	
	RQ02_PRIORITY[3:0]	3:0	Group0 3rd priority id.	
26h	REG2498	7:0	Default : 0x54	Access : R/W
(2498h)	RQ05_PRIORITY[3:0]	7:4	Group0 6th priority id.	
	RQ04_PRIORITY[3:0]	3:0	Group0 5th priority id.	
26h	REG2499	7:0	Default : 0x76	Access : R/W
(2499h)	RQ07_PRIORITY[3:0]	7:4	Group0 8th priority id.	
	RQ06_PRIORITY[3:0]	3:0	Group0 7th priority id.	
27h	REG249C	7:0	Default: 0x98	Access : R/W
(249Ch)	RQ09_PRIORITY[3:0]	7:4	Group0 10th priority id.	
	RQ08_PRIORITY[3:0]	3:0	Group0 9th priority id.	
27h	REG249D	7:0	Default: 0xBA	Access : R/W
(249Dh)	RQ0B_PRIORITY[3:0]	7:4	Group0 12th priority id.	
	RQ0A_PRIORITY[3:0]	3:0	Group0 11th priority id.	
28h	REG24A0	7:0	Default : 0xDC	Access : R/W
(24A0h)	RQ0D_PRIORITY[3:0]	7:4	Group0 14th priority id.	
	RQ0C_PRIORITY[3:0]	3:0	Group0 13th priority id.	
28h	REG24A1	7:0	Default : 0xFE	Access : R/W
(24A1h)	RQ0F_PRIORITY[3:0]	7:4	Group0 16th priority id.	
5	RQ0E_PRIORITY[3:0]	3:0	Group0 15th priority id.	
29h	REG24A5	7:0	Default : 0x00	Access : R/W
(24A5h)	RQ0_GROUP_DEADLINE[7:0]	7:0	Group 0 deadline timer num	ber.
2Ah	REG24A8	7:0	Default : 0x00	Access : R/W
(24A8h)	RQ0_CNT0_ID1[3:0]	7:4	Group 0 flow control 0 id1.	
	RQ0_CNT0_ID0[3:0]	3:0	Group 0 flow control 0 id0.	1
2Ah	REG24A9	7:0	Default : 0x00	Access : R/W
(24A9h)	RQ0_CNT0_PERIOD[7:0]	7:0	Group 0 flow control 0 period	d number.
2Bh	REG24AC	7:0	Default : 0x00	Access : R/W
(24ACh)	RQ0_CNT1_ID1[3:0]	7:4	Group 0 flow control 1 id1.	



MIU_DIG Register (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description	
	RQ0_CNT1_ID0[3:0]	3:0	Group 0 flow control 1 id0.	
2Bh	REG24AD	7:0	Default : 0x00	Access : R/W
(24ADh)	RQ0_CNT1_PERIOD[7:0]	7:0	Group 0 flow control 1 period	d number.
2Ch	REG24B0	7:0	Default: 0x00	Access : R/W
(24B0h)	RQ0_CNT2_ID1[3:0]	7:4	Group 0 flow control 2 id1.	
	RQ0_CNT2_ID0[3:0]	3:0	Group 0 flow control 2 id0.	- 1
2Ch	REG24B1	7:0	Default : 0x00	Access : R/W
(24B1h)	RQ0_CNT2_PERIOD[7:0]	7:0	Group 0 flow control 2 period	d number.
2Dh	REG24B4	7:0	Default : 0x00	Access : R/W
(24B4h)	RQ0_CNT3_ID1[3:0]	7:4	Group 0 flow control 3 id1.	
	RQ0_CNT3_ID0[3:0]	3:0	Group 0 flow control 3 id0.	
2Dh	REG24B5	7:0	Default : 0x00	Access : R/W
(24B5h)	RQ0_CNT3_PERIOD[7:0]	7:0	Group 0 flow control 3 period	d number.
2Eh	REG24B8	7:0	Default: 0x00	Access : R/W
(24B8h)	RQ0_LIMIT_MASK[7:0]	7:0	Group 0 client limit mask.	
	REG24B9	7:0	Default: 0x00	Access : R/W
(24B9h)	RQ0_LIMIT_MASK[15:8]	7:0	See description of '24B8h'.	
2Fh	REG24BC	7:0	Default : 0x00	Access : RO
(24BCh)	R_RQ0_LAST_DONE_Z[7:0]	7:0	Group 0 last done flag.	
2Fh	REG24BD	7:0	Default: 0x00	Access : RO
(24BDh)	R_RQ0_LAST_DONE_Z[15:8]	7:0	See description of '24BCh'.	
30h	REG24C0	7:0	Default : 0x00	Access : R/W
(24C0h)	- 4//	7	Reserved.	
5	RQ1_CEASELESS_EN	6	Group 1 ceaseless enable.	
	RQ1_GROUP_DEADLINE_EN	5	Group 1 deadline enable.	
40	RQ1_TIMEOUT_EN	4	Group 1 timeout enable.	
1	RQ1_GROUP_LIMIT_EN	3	Group 1 group limit enable.	
	RQ1_MEMBER_LIMIT_EN	2	Group 1 member limit enable	2.
	RQ1_SET_PRIORITY	1	Group 1 set priority pulse.	
	RQ1_ROUND_ROBIN	0	Group 1 round robin enable.	
30h	REG24C1	7:0	Default: 0x80	Access : R/W
(24C1h)	RQ1_ARBITER_SKIP_ON	7	Group 1 skip empty ready or	 I.
	RQ1_GROUP_CUT_IN_EN	6	Group 1 group cut in enable.	



MIU_DIG	MIU_DIG Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
	RQ1_MEMBER_CUT_IN_EN	5	Group 1 pre-arbiter cut in en	able.
	RQ1_LAST_DONE_Z_OFF	4	Group 1 last_done_z off.	
	RQ1_CNT3_CTRL_EN	3	Group 1 flow control 3 enabl	e.
	RQ1_CNT2_CTRL_EN	2	Group 1 flow control 2 enabl	e.
	RQ1_CNT1_CTRL_EN	1	Group 1 flow control 1 enabl	e.
	RQ1_CNT0_CTRL_EN	0	Group 1 flow control 0 enabl	e.
31h	REG24C4	7:0	Default : 0x00	Access : R/W
(24C4h)	RQ1_MEMBER_MAX[7:0]	7:0	Group 1 member max service	e number, unit 4.
31h	REG24C5	7:0	Default : 0x00	Access : R/W
(24C5h)	RQ1_GROUP_MAX[7:0]	7:0	Group 1 group max service r	number, unit 4.
32h	REG24C8	7:0	Default : 0x00	Access : R/W
(24C8h)	RQ1_TIMEOUT[7:0]	7:0	Group 1 time out number.	
32h	REG24C9	7:0	Default : 0x00	Access : R/W
(24C9h)	RQ1_TIMEOUT[15:8]	7:0	See description of '24C8h'.	
33h	REG24CC	7:0	Default : 0x00	Access : R/W
(24CCh)	RQ1_MASK[7:0]	7:0	Group 1 request mask.	T
33h	REG24CD	7:0	Default: 0x00	Access : R/W
(24CDh)	RQ1_MASK[15:8]	7:0	See description of '24CCh'.	T
34h	REG24D0	7:0	Default : 0xFF	Access : R/W
(24D0h)	RQ1_HPMASK[7:0]	7:0	Group 1 high priority mask.	T
34h	REG24D1	7:0	Default : 0xFF	Access : R/W
(24D1h)	RQ1_HPMASK[15:8]	7:0	See description of '24D0h'.	T
35h	REG24D4	7:0	Default : 0x10	Access : R/W
(24D4h)	RQ11_PRIORITY[3:0]	7:4	Group1 2nd priority id.	
	RQ10_PRIORITY[3:0]	3:0	Group1 1st priority id.	T
35h	REG24D5	7:0	Default : 0x32	Access: R/W
(24D5h)	RQ13_PRIORITY[3:0]	7:4	Group1 4th priority id.	
	RQ12_PRIORITY[3:0]	3:0	Group1 3rd priority id.	T
36h	REG24D8	7:0	Default : 0x54	Access : R/W
(24D8h)	RQ15_PRIORITY[3:0]	7:4	Group1 6th priority id.	
	RQ14_PRIORITY[3:0]	3:0	Group1 5th priority id.	T
36h	REG24D9	7:0	Default : 0x76	Access : R/W
(24D9h)	RQ17_PRIORITY[3:0]	7:4	Group1 8th priority id.	



MIO_DIG	Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
	RQ16_PRIORITY[3:0]	3:0	Group1 7th priority id.	
37h	REG24DC	7:0	Default : 0x98	Access : R/W
(24DCh)	RQ19_PRIORITY[3:0]	7:4	Group1 10th priority id.	
	RQ18_PRIORITY[3:0]	3:0	Group1 9th priority id.	
37h	REG24DD	7:0	Default : 0xBA	Access : R/W
(24DDh)	RQ1B_PRIORITY[3:0]	7:4	Group1 12th priority id.	
	RQ1A_PRIORITY[3:0]	3:0	Group1 11th priority id.	~O''
38h	REG24E0	7:0	Default : 0xDC	Access : R/W
(24E0h)	RQ1D_PRIORITY[3:0]	7:4	Group1 14th priority id.	
	RQ1C_PRIORITY[3:0]	3:0	Group1 13th priority id.	
38h	REG24E1	7:0	Default : 0xFE	Access : R/W
(24E1h)	RQ1F_PRIORITY[3:0]	7:4	Group1 16th priority id.	
	RQ1E_PRIORITY[3:0]	3:0	Group1 15th priority id.	
39h	REG24E5	7:0	Default: 0x00	Access : R/W
(24E5h)	RQ1_GROUP_DEADLINE[7:0]	7:0	Group 1 deadline timer num	ber.
BAh	REG24E8	7:0	Default: 0x00	Access : R/W
(24E8h)	RQ1_CNT0_ID1[3:0]	7:4	Group 1 flow control 0 id1.	
	RQ1_CNT0_ID0[3:0]	3:0	Group 1 flow control 0 id0.	
BAh	REG24E9	7:0	Default : 0x00	Access : R/W
24E9h)	RQ1_CNT0_PERIOD[7:0]	7:0	Group 1 flow control 0 perio	od number.
BBh	REG24EC	7:0	Default : 0x00	Access : R/W
(24ECh)	RQ1_CNT1_ID1[3:0]	7:4	Group 1 flow control 1 id1.	
	RQ1_CNT1_ID0[3:0]	3:0	Group 1 flow control 1 id0.	
BBh	REG24ED	7:0	Default : 0x00	Access : R/W
(24EDh)	RQ1_CNT1_PERIOD[7:0]	7:0	Group 1 flow control 1 perio	od number.
3Ch	REG24F0	7:0	Default : 0x00	Access : R/W
(24F0h)	RQ1_CNT2_ID1[3:0]	7:4	Group 1 flow control 2 id1.	
	RQ1_CNT2_ID0[3:0]	3:0	Group 1 flow control 2 id0.	
3Ch	REG24F1	7:0	Default : 0x00	Access : R/W
(24F1h)	RQ1_CNT2_PERIOD[7:0]	7:0	Group 1 flow control 2 perio	od number.
BDh	REG24F4	7:0	Default : 0x00	Access : R/W
(24F4h)	RQ1_CNT3_ID1[3:0]	7:4	Group 1 flow control 3 id1.	
	RQ1_CNT3_ID0[3:0]	3:0	Group 1 flow control 3 id0.	



Doc. No.: 2011010027				
MIU_DIG	Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
3Dh	REG24F5	7:0	Default : 0x00	Access : R/W
(24F5h)	RQ1_CNT3_PERIOD[7:0]	7:0	Group 1 flow control 3 period	d number.
3Eh	REG24F8	7:0	Default : 0x00	Access : R/W
(24F8h)	RQ1_LIMIT_MASK[7:0]	7:0	Group 1 client limit mask.	
3Eh	REG24F9	7:0	Default : 0x00	Access : R/W
(24F9h)	RQ1_LIMIT_MASK[15:8]	7:0	See description of '24F8h'.	
3Fh	REG24FC	7:0	Default : 0x00	Access : RO
(24FCh)	R_RQ1_LAST_DONE_Z[7:0]	7:0	Group 1 last done flag.	
3Fh	REG24FD	7:0	Default : 0x00	Access : RO
(24FDh)	R_RQ1_LAST_DONE_Z[15:8]	7:0	See description of '24FCh'.	
40h	REG2500	7:0	Default : 0x00	Access : R/W
(2500h)	-	7	Reserved.	
	RQ2_CEASELESS_EN	6	Group 2 ceaseless enable.	
	RQ2_GROUP_DEADLINE_EN	Group 2 deadline enable. 4 Group 2 timeout enable.		
	RQ2_TIMEOUT_EN			
	RQ2_GROUP_LIMIT_EN	3	Group 2 group limit enable.	
	RQ2_MEMBER_LIMIT_EN	2	Group 2 member limit enable	2.
	RQ2_SET_PRIORITY	1	Group 2 set priority pulse.	
	RQ2_ROUND_ROBIN	0	Group 2 round robin enable.	
40h	REG2501	7:0	Default : 0x80	Access : R/W
(2501h)	RQ2_ARBITER_SKIP_ON	7	Group 2 skip empty ready or	1.
	RQ2_GROUP_CUT_IN_EN	6	Group 2 group cut in enable.	
X	RQ2_MEMBER_CUT_IN_EN	5	Group 2 pre-arbiter cut in en	able.
5	RQ2_LAST_DONE_Z_OFF	4	Group 2 last_done_z off.	
~	RQ2_CNT3_CTRL_EN	3	Group 2 flow control 3 enabl	e.
(0.5)	RQ2_CNT2_CTRL_EN	2	Group 2 flow control 2 enabl	e.
	RQ2_CNT1_CTRL_EN	1	Group 2 flow control 1 enable.	
	RQ2_CNT0_CTRL_EN	0	Group 2 flow control 0 enabl	e.
41h	REG2504	7:0	Default : 0x00	Access : R/W
(2504h)	RQ2_MEMBER_MAX[7:0]	7:0	Group 2 member max service	e number, unit 4.
41h	REG2505	7:0	Default : 0x00	Access : R/W
(2505h)	RQ2_GROUP_MAX[7:0]	7:0	Group 2 group max service r	number, unit 4.
42h	REG2508	7:0	Default : 0x00	Access : R/W



Doc. No.: 2011010027				
MIU_DIG	Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
(2508h)	RQ2_TIMEOUT[7:0]	7:0	Group 2 time out number.	
42h	REG2509	7:0	Default : 0x00	Access : R/W
(2509h)	RQ2_TIMEOUT[15:8]	7:0	See description of '2508h'.	
43h	REG250C	7:0	Default : 0x00	Access : R/W
(250Ch)	RQ2_MASK[7:0]	7:0	Group 2 request mask.	
43h	REG250D	7:0	Default : 0x00	Access : R/W
(250Dh)	RQ2_MASK[15:8]	7:0	See description of '250Ch'.	~ O ' '
44h	REG2510	7:0	Default : 0xFF	Access : R/W
(2510h)	RQ2_HPMASK[7:0]	7:0	Group 2 high priority mask.	
44h	REG2511	7:0	Default : 0xFF	Access : R/W
(2511h)	RQ2_HPMASK[15:8]	7:0	See description of '2510h'.	
45h	REG2514	7:0	Default : 0x10	Access : R/W
(2514h)	RQ21_PRIORITY[3:0]	7:4	Group2 2nd priority id.	
	RQ20_PRIORITY[3:0]	3:0	Group2 1st priority id.	
45h	REG2515	7:0	Default: 0x32	Access : R/W
(2F4Fb)	RQ23_PRIORITY[3:0]	7:4	Group2 4th priority id.	
	RQ22_PRIORITY[3:0]	3:0	Group2 3rd priority id.	
46h	REG2518	7:0	Default : 0x54	Access : R/W
(2518h)	RQ25_PRIORITY[3:0]	7:4	Group2 6th priority id.	
	RQ24_PRIORITY[3:0]	3:0	Group2 5th priority id.	
46h	REG2519	7:0	Default : 0x76	Access : R/W
(2519h)	RQ27_PRIORITY[3:0]	7:4	Group2 8th priority id.	
	RQ26_PRIORITY[3:0]	3:0	Group2 7th priority id.	
47h	REG251C	7:0	Default : 0x98	Access : R/W
(251Ch)	RQ29_PRIORITY[3:0]	7:4	Group2 10th priority id.	
4.0	RQ28_PRIORITY[3:0]	3:0	Group2 9th priority id.	
47h	REG251D	7:0	Default : 0xBA	Access : R/W
(251Dh)	RQ2B_PRIORITY[3:0]	7:4	Group2 12th priority id.	
	RQ2A_PRIORITY[3:0]	3:0	Group2 11th priority id.	
48h	REG2520	7:0	Default : 0xDC	Access : R/W
(2520h)	RQ2D_PRIORITY[3:0]	7:4	Group2 14th priority id.	
	RQ2C_PRIORITY[3:0]	3:0	Group2 13th priority id.	
48h	REG2521	7:0	Default : 0xFE	Access : R/W



Doc. No.: 2011010027 MIU_DIG Register (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description	
(2521h)	RQ2F_PRIORITY[3:0]	7:4	Group2 16th priority id.	
	RQ2E_PRIORITY[3:0]	3:0	Group2 15th priority id.	
49h	REG2525	7:0	Default : 0x00	Access : R/W
(2525h)	RQ2_GROUP_DEADLINE[7:0]	7:0	Group 2 deadline timer numb	per.
4Ah	REG2528	7:0	Default: 0x00	Access : R/W
(2528h)	RQ2_CNT0_ID1[3:0]	7:4	Group 2 flow control 0 id1.	
	RQ2_CNT0_ID0[3:0]	3:0	Group 2 flow control 0 id0.	~ O
4Ah	REG2529	7:0	Default : 0x00	Access : R/W
(2529h)	RQ2_CNT0_PERIOD[7:0]	7:0	Group 2 flow control 0 period	d number.
4Bh	REG252C	7:0	Default : 0x00	Access : R/W
(252Ch)	RQ2_CNT1_ID1[3:0]	7:4	Group 2 flow control 1 id1.	
	RQ2_CNT1_ID0[3:0]	3:0	Group 2 flow control 1 id0.	
4Bh	REG252D	7:0	Default: 0x00	Access : R/W
(252Dh)	RQ2_CNT1_PERIOD[7:0]	7:0	Group 2 flow control 1 period	d number.
4Ch	REG2530	7:0	Default : 0x00	Access : R/W
(2530h)	RQ2_CNT2_ID1[3:0]	7:4	Group 2 flow control 2 id1.	
	RQ2_CNT2_ID0[3:0]	3:0	Group 2 flow control 2 id0.	
4Ch	REG2531	7:0	Default: 0x00	Access : R/W
(2531h)	RQ2_CNT2_PERIOD[7:0]	7:0	Group 2 flow control 2 period	d number.
4Dh	REG2534	7:0	Default : 0x00	Access : R/W
(2534h)	RQ2_CNT3_ID1[3:0]	7:4	Group 2 flow control 3 id1.	
	RQ2_CNT3_ID0[3:0]	3:0	Group 2 flow control 3 id0.	
4Dh	REG2535	7:0	Default: 0x00	Access : R/W
(2535h)	RQ2_CNT3_PERIOD[7:0]	7:0	Group 2 flow control 3 period	d number.
4Eh	REG2538	7:0	Default: 0x00	Access : R/W
(2538h)	RQ2_LIMIT_MASK[7:0]	7:0	Group 2 client limit mask.	
4Eh	REG2539	7:0	Default : 0x00	Access : R/W
(2539h)	RQ2_LIMIT_MASK[15:8]	7:0	See description of '2538h'.	
4Fh	REG253C	7:0	Default : 0x00	Access : RO
(253Ch)	R_RQ2_LAST_DONE_Z[7:0]	7:0	Group 2 last done flag.	
4Fh	REG253D	7:0	Default : 0x00	Access : RO
(253Dh)	R_RQ2_LAST_DONE_Z[15:8]	7:0	See description of '253Ch'.	
50h	REG2540	7:0	Default : 0x00	Access : R/W



MIU_DIG	i Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
(2540h)	-	7	Reserved.	
	RQ3_CEASELESS_EN	6	Group 3 ceaseless enable.	
	RQ3_GROUP_DEADLINE_EN	5	Group 3 deadline enable.	
	RQ3_TIMEOUT_EN	4	Group 3 timeout enable.	
	RQ3_GROUP_LIMIT_EN	3	Group 3 group limit enable.	
	RQ3_MEMBER_LIMIT_EN	2	Group 3 member limit enable.	
	RQ3_SET_PRIORITY	1	Group 3 set priority pulse.	
	RQ3_ROUND_ROBIN	0	Group 3 round robin enable.	
50h	REG2541	7:0	Default : 0x80 Acco	ess : R/W
(2541h)	RQ3_ARBITER_SKIP_ON	7	Group 3 skip empty ready on.	
	RQ3_GROUP_CUT_IN_EN	6	Group 3 group cut in enable.	
	RQ3_MEMBER_CUT_IN_EN	5	Group 3 pre-arbiter cut in enable.	
RQ3_LAST_DONE_Z_OFF 4 Group 3 last_d		Group 3 last_done_z off.	st_done_z off.	
	RQ3_CNT3_CTRL_EN	3		
	RQ3_CNT2_CTRL_EN	2		
	RQ3_CNT1_CTRL_EN	1	Group 3 flow control 1 enable.	
	RQ3_CNT0_CTRL_EN	0	Group 3 flow control 0 enable.	
51h	REG2544	7:0	Default : 0x00 Acco	ess : R/W
(2544h)	RQ3_MEMBER_MAX[7:0]	7:0	Group 3 member max service num	nber, unit 4.
51h	REG2545	7:0	Default : 0x00 Acco	ess : R/W
(2545h)	RQ3_GROUP_MAX[7:0]	7:0	Group 3 group max service number	er, unit 4.
52h	REG2548	7:0	Default : 0x00 Acce	ess : R/W
(2548h)	RQ3_TIMEOUT[7:0]	7:0	Group 3 time out number.	
52h	REG2549	7:0	Default : 0x00 Acco	ess : R/W
(2549h)	RQ3_TIMEOUT[15:8]	7:0	See description of '2548h'.	
53h	REG254C	7:0	Default : 0x00 Acco	ess : R/W
(254Ch)	RQ3_MASK[7:0]	7:0	Group 3 request mask.	
53h	REG254D	7:0	Default : 0x00 Acco	ess : R/W
(254Dh)	RQ3_MASK[15:8]	7:0	See description of '254Ch'.	
54h	REG2550	7:0	Default : 0xFF Acco	ess : R/W
(2550h)	RQ3_HPMASK[7:0]	7:0	Group 3 high priority mask.	
54h	REG2551	7:0	Default : 0xFF Acce	ess : R/W
(2551h)	RQ3_HPMASK[15:8]	7:0	See description of '2550h'.	



MIU_DI	G Register (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
55h	REG2554	7:0	Default : 0x10	Access : R/W
(2554h)	RQ31_PRIORITY[3:0]	7:4	Group3 2nd priority id.	
	RQ30_PRIORITY[3:0]	3:0	Group3 1st priority id.	
55h	REG2555	7:0	Default : 0x32	Access : R/W
(2555h)	RQ33_PRIORITY[3:0]	7:4	Group3 4th priority id.	
	RQ32_PRIORITY[3:0]	3:0	Group3 3rd priority id.	
56h	REG2558	7:0	Default : 0x54	Access : R/W
(2558h)	RQ35_PRIORITY[3:0]	7:4	Group3 6th priority id.	
	RQ34_PRIORITY[3:0]	3:0	Group3 5th priority id.	
56h	REG2559	7:0	Default : 0x76	Access : R/W
(2559h)	RQ37_PRIORITY[3:0]	7:4	Group3 8th priority id.	
	RQ36_PRIORITY[3:0]	3:0	Group3 7th priority id.	
57h	REG255C	7:0	Default : 0x98	Access : R/W
(255Ch)	RQ39_PRIORITY[3:0]	7:4	Group3 10th priority id.	
	RQ38_PRIORITY[3:0]	3:0	Group3 9th priority id.	
57h	REG255D	7:0	Default : 0xBA	Access : R/W
(255Dh)	RQ3B_PRIORITY[3:0]	7:4	Group3 12th priority id.	
	RQ3A_PRIORITY[3:0]	3:0	Group3 11th priority id.	
58h	REG2560	7:0	Default : 0xDC	Access : R/W
(2560h)	RQ3D_PRIORITY[3:0]	7:4	Group3 14th priority id.	
	RQ3C_PRIORITY[3:0]	3:0	Group3 13th priority id.	
58h	REG2561	7:0	Default : 0xFE	Access : R/W
(2561h)	RQ3F_PRIORITY[3:0]	7:4	Group3 16th priority id.	
5	RQ3E_PRIORITY[3:0]	3:0	Group3 15th priority id.	
59h	REG2565	7:0	Default : 0x00	Access : R/W
(2565h)	RQ3_GROUP_DEADLINE[7:0]	7:0	Group 3 deadline timer num	ber.
5Ah	REG2568	7:0	Default : 0x00	Access : R/W
(2568h)	RQ3_CNT0_ID1[3:0]	7:4	Group 3 flow control 0 id1.	
	RQ3_CNT0_ID0[3:0]	3:0	Group 3 flow control 0 id0.	
5Ah	REG2569	7:0	Default : 0x00	Access : R/W
(2569h)	RQ3_CNT0_PERIOD[7:0]	7:0	Group 3 flow control 0 perio	od number.
5Bh	REG256C	7:0	Default : 0x00	Access : R/W
(256Ch)	RQ3_CNT1_ID1[3:0]	7:4	Group 3 flow control 1 id1.	



	MIU_DIG Register (Bank = 12)					
Index (Absolute)	Mnemonic	Bit	Description			
	RQ3_CNT1_ID0[3:0]	3:0	Group 3 flow control 1 id0.			
5Bh	REG256D	7:0	Default : 0x00	Access : R/W		
(256Dh)	RQ3_CNT1_PERIOD[7:0]	7:0	Group 3 flow control 1 period	d number.		
5Ch	REG2570	7:0	Default: 0x00	Access : R/W		
(2570h)	RQ3_CNT2_ID1[3:0]	7:4	Group 3 flow control 2 id1.			
	RQ3_CNT2_ID0[3:0]	3:0	Group 3 flow control 2 id0.			
5Ch	REG2571	7:0	Default : 0x00	Access : R/W		
(2571h)	RQ3_CNT2_PERIOD[7:0]	7:0	Group 3 flow control 2 period	d number.		
5Dh	REG2574	7:0	Default : 0x00	Access : R/W		
(2574h)	RQ3_CNT3_ID1[3:0]	7:4	Group 3 flow control 3 id1.			
	RQ3_CNT3_ID0[3:0]	3:0	Group 3 flow control 3 id0.			
5Dh	REG2575	7:0	Default : 0x00	Access : R/W		
(2575h)	RQ3_CNT3_PERIOD[7:0]	7:0	Group 3 flow control 3 period	d number.		
5Eh	REG2578	7:0	Default: 0x00	Access : R/W		
(2578h)	RQ3_LIMIT_MASK[7:0]	7:0	Group 3 client limit mask.			
5Eh	REG2579	7:0	Default: 0x00	Access : R/W		
(2579h)	RQ3_LIMIT_MASK[15:8]	7:0	See description of '2578h'.			
5Fh	REG257C	7:0	Default : 0x00	Access : RO		
(257Ch)	R_RQ3_LAST_DONE_Z[7:0]	7:0	Group 3 last done flag.			
5Fh	REG257D	7:0	Default : 0x00	Access : RO		
(257Dh)	R_RQ3_LAST_DONE_Z[15:8]	7:0	See description of '257Ch'.			
60h	REG2580	7:0	Default : 0x00	Access : R/W		
(2580h)	PROTECT3_INV	7	Protection 3 function invert.			
5	PROTECT2_INV	6	Protection 2 function invert.			
	PROTECT1_INV	5	Protection 1 function invert.			
	PROTECTO_INV	4	Protection 0 function invert.			
1	PROTECT3_EN	3	Protection 3 enable.			
•	PROTECT2_EN	2	Protection 2 enable.			
	PROTECT1_EN	1	Protection 1 enable.			
	PROTECTO_EN	0	Protection 0 enable.			
60h	REG2581	7:0	Default : 0x00	Access : R/W		
(2581h)	-	7:4	Reserved.			



Index (Absolute) Mnemonic Bit Description DRAM_SIZE[3:0] 3:0 0: For test, 1:2MB, 2:4MB, 3:8MB, 4:16MB, 6:64MB, 7:128MB, 8:256MB. 61h REG2584 7:0 Default: 0x00 Access: R/W	5:32MB,
6:64MB, 7:128MB, 8:256MB.	5:32MB,
61h REG2584 7:0 Default : 0x00 Access : R/W	
(2584h) _ 7:6 Reserved.	
PROTECT0_ID0[5:0] 5:0 Protection client ID.	
61h REG2585 7:0 Default : 0x00 Access : R/W	<i>I</i>
(2585h) _ 7:6 Reserved.	
PROTECT0_ID1[5:0] 5:0 Protection client ID.	
62h REG2588 7:0 Default : 0x00 Access : R/W	<i>l</i>
(2588h) _ 7:6 Reserved.	
PROTECT0_ID2[5:0] 5:0 Protection client ID.	
62h REG2589 7:0 Default : 0x00 Access : R/W	/
(2589h) _ 7:6 Reserved.	
PROTECT0_ID3[5:0] 5:0 Protection client ID.	
63h REG258C 7:0 Default : 0x00 Access : R/W	1
(258Ch) PROTECT0_START[7:0] 7:0 Protect start address unit 4kb.	
63h REG258D 7:0 Default : 0x00 Access : R/W	1
(258Dh) PROTECT0_START[15:8] 7:0 See description of '258Ch'.	
64h REG2590 7:0 Default : 0x00 Access : R/W	1
(2590h) PROTECTO_END[7:0] 7:0 Protect end address unit 4kb.	
64h REG2591 7:0 Default : 0x00 Access : R/W	1
(2591h) PROTECT0_END[15:8] 7:0 See description of '2590h'.	
65h REG2594 7:0 Default : 0x00 Access : R/W	1
(2594h) - 7:6 Reserved.	
PROTECT1_ID0[5:0] 5:0 Protection client ID.	
65h REG2595 7:0 Default : 0x00 Access : R/W	<i>I</i>
(2595h) _ 7:6 Reserved.	
PROTECT1_ID1[5:0] 5:0 Protection client ID.	
66h REG2598 7:0 Default : 0x00 Access : R/W	<i>-</i>
(2598h) PROTECT1_START[7:0] 7:0 Protect start address unit 4kb.	
66h REG2599 7:0 Default : 0x00 Access : R/W	<i>I</i>
(2599h) PROTECT1_START[15:8] 7:0 See description of '2598h'.	
67h REG259C 7:0 Default : 0x00 Access : R/W	ı



Doc. No.: 2011010027				
MIU_DIG	Register (Bank = 12)		1	
Index (Absolute)	Mnemonic	Bit	Description	
(259Ch)	PROTECT1_END[7:0]	7:0	Protect end address unit 4kb	
67h	REG259D	7:0	Default : 0x00	Access : R/W
(259Dh)	PROTECT1_END[15:8]	7:0	See description of '259Ch'.	
68h	REG25A0	7:0	Default : 0x00	Access : R/W
(25A0h)	-	7:6	Reserved.	
	PROTECT2_ID0[5:0]	5:0	Protection client ID.	
68h	REG25A1	7:0	Default : 0x00	Access : R/W
(25A1h)	-	7:6	Reserved.	
	PROTECT2_ID1[5:0]	5:0	Protection client ID.	
69h	REG25A4	7:0	Default : 0x00	Access : R/W
(25A4h)	PROTECT2_START[7:0]	7:0	Protect start address unit 4kl	b.
69h	REG25A5	7:0	Default : 0x00	Access : R/W
(25A5h)	PROTECT2_START[15:8]	7:0	See description of '25A4h'.	
6Ah	REG25A8	7:0	Default : 0x00	Access : R/W
(25A8h)	PROTECT2_END[7:0]	7:0	Protect end address unit 4kb	
6Ah	REG25A9	7:0	Default: 0x00	Access : R/W
(25A9h)	PROTECT2_END[15:8]	7:0	See description of '25A8h'.	
6Bh	REG25AC	7:0	Default : 0x00	Access : R/W
(25ACh)	- 0 0 0 V	7:6	Reserved.	
	PROTECT3_ID0[5:0]	5:0	Protection client ID.	
6Bh	REG25AD	7:0	Default : 0x00	Access : R/W
(25ADh)	· 1.5	7:6	Reserved.	
	PROTECT3_ID1[5:0]	5:0	Protection client ID.	
6Ch	REG25B0	7:0	Default : 0x00	Access : R/W
(25B0h)	PROTECT3_START[7:0]	7:0	Protect start address unit 4kl	b.
6Ch	REG25B1	7:0	Default : 0x00	Access : R/W
(25B1h)	PROTECT3_START[15:8]	7:0	See description of '25B0h'.	T
6Dh	REG25B4	7:0	Default : 0x00	Access : R/W
(25B4h)	PROTECT3_END[7:0]	7:0	Protect end address unit 4kb	
6Dh	REG25B5	7:0	Default : 0x00	Access : R/W
(25B5h)	PROTECT3_END[15:8]	7:0	See description of '25B4h'.	
6Eh	REG25B8	7:0	Default : 0xE4	Access : R/W
(25B8h)	GROUP_PRIORITY3_ID[1:0]	7:6	4th priority group id.	



	MIU_DIG Register (Bank = 12)					
Index (Absolute)	Mnemonic	Bit	Description			
	GROUP_PRIORITY2_ID[1:0]	5:4	3rd priority group id.			
	GROUP_PRIORITY1_ID[1:0]	3:2	2nd priority group id.	•		
	GROUP_PRIORITY0_ID[1:0]	1:0	1st priority group id.			
6Eh	REG25B9	7:0	Default: 0x00	Access: RO, R/W		
(25B9h)	R_MIU_SYNCO_BIST_FAIL[1:0]	7:6				
	R_MIU_SYNCI_BIST_FAIL[1:0]	5:4				
	RESERVED_6E[2:0]	3:1		~ O ' '		
	SET_GROUP_PRIORITY	0	Set group fix priority.			
6Fh	REG25BC	7:0	Default : 0x00	Access : RO, R/W		
(25BCh)	R_HIT_PROTECT_NO[2:0]	7:5				
	R_HIT_PROTECT_FLAG	4				
	-	3:2	Reserved.			
	PROTECT_IRQ_MASK	1	1: Turn on the log of protect	ion function.		
	PROTECT_LOG_CLR	0	1: Turn on the log of protection function.			
F	REG25BD	7:0	Default : 0x00	Access : RO		
(25BDh)	-	7:6	Reserved.			
	R_HIT_PROTECT_ID[5:0]	5:0				
70h	REG25C0	7:0	Default : 0x00	Access : R/W		
(25C0h)	ADDR_TOGGLE_MODE	7	For internal test only.			
	FORCE_IN	6	Force read data.			
	FORCE_OUT	5	Force write data.			
	TEST_LOOP	4	Test loop mode.			
X	INV_DATA	3	Inver data for test.			
5	TEST_MODE[1:0]	2:1	Test mode.			
	TEST_EN	0	Test enable.			
70h	REG25C1	7:0	Default : 0x00	Access : RO, R/W		
(25C1h)	R_TEST_FINISH	7	Test finish report.			
	R_TEST_FAIL	6	Test fail report.			
	R_TEST_FLAG	5	Test fail flag.			
	TEST_BYTE[2:0]	4:2	Test data byte select.			
	WRITE_ONLY	1	Only write command is accep	pted.		
	READ_ONLY	0	Only read command is accep	oted.		
71h	REG25C4	7:0	Default: 0x00	Access : R/W		



	MIU_DIG Register (Bank = 12)					
Index (Absolute)	Mnemonic	Bit	Description			
(25C4h)	TEST_BASE[7:0]	7:0	Test base address.			
71h	REG25C5	7:0	Default: 0x00	Access : R/W		
(25C5h)	TEST_BASE[15:8]	7:0	See description of '25C4h'.			
72h	REG25C8	7:0	Default: 0x08	Access : R/W		
(25C8h)	TEST_LENGTH_L[7:0]	7:0	Test length [15:0].			
72h	REG25C9	7:0	Default: 0x00	Access : R/W		
(25C9h)	TEST_LENGTH_L[15:8]	7:0	See description of '25C8h'.	~ O * '		
73h	REG25CC	7:0	Default : 0x00	Access : R/W		
(25CCh)	TEST_LENGTH_H[7:0]	7:0	Test length [27:16].			
73h	REG25CD	7:0	Default : 0x00	Access : R/W		
(25CDh)	TEST_MASK[3:0]	7:4	For internal test only.			
	TEST_LENGTH_H[11:8]	3:0	See description of '25CCh'.			
74h	REG25D0	7:0	Default: 0x00	Access : R/W		
(25D0h)	TEST_DATA[7:0]	7:0	Test data.			
74h	REG25D1	7:0	Default : 0x00	Access : R/W		
(25D1h)	TEST_DATA[15:8]	7:0	See description of '25D0h'.			
75h	REG25D4	7:0	Default: 0x00	Access : RO		
(25D4h)	R_TEST_STATUS[7:0]	7:0	For internal test only.	T		
75h	REG25D5	7:0	Default : 0x00	Access : RO		
(25D5h)	R_TEST_STATUS[15:8]	7:0	See description of '25D4h'.	T		
76h	REG25D8	7:0	Default : 0x00	Access : RO		
(25D8h)	R_TEST_BYTE_FAIL[7:0]	7:0	For internal test only.	T		
76h	REG25D9	7:0	Default : 0x00	Access : RO		
(25D9h)	R_TEST_BYTE_FAIL[15:8]	7:0	See description of '25D8h'.	T		
77h	REG25DC	7:0	Default : 0x00	Access : RO		
(25DCh)	R_TEST_BIT_FAIL[7:0]	7:0	For internal test only.	T		
77h	REG25DD	7:0	Default : 0x00	Access : RO		
(25DDh)	R_TEST_BIT_FAIL[15:8]	7:0	See description of '25DCh'.	1		
78h	REG25E0	7:0	Default : 0x00	Access : R/W		
(25E0h)	MIU_SEL0[7:0]	7:0	For internal test only.	T		
78h	REG25E1	7:0	Default : 0x00	Access : R/W		
(25E1h)	MIU_SEL0[15:8]	7:0	See description of '25E0h'.	T		
79h	REG25E4	7:0	Default : 0x00	Access : R/W		



	Register (Bank = 12)		Ī	
Index (Absolute)	Mnemonic	Bit	Description	
(25E4h)	MIU_SEL1[7:0]	7:0	For internal test only.	.
79h	REG25E5	7:0	Default : 0x00	Access : R/W
(25E5h)	MIU_SEL1[15:8]	7:0	See description of '25E4h'.	
7Ah	REG25E8	7:0	Default : 0x00	Access : R/W
(25E8h)	MIU_SEL2[7:0]	7:0	For internal test only.	
7Ah	REG25E9	7:0	Default : 0x00	Access : R/W
(25E9h)	MIU_SEL2[15:8]	7:0	See description of '25E8h'.	~ O * ·
7Bh	REG25EC	7:0	Default : 0x00	Access : R/W
25ECh)	MIU_SEL3[7:0]	7:0	For internal test only.	
7Bh	REG25ED	7:0	Default : 0x00	Access : R/W
(25EDh)	MIU_SEL3[15:8]	7:0	See description of '25ECh'.	
7Ch	REG25F0	7:0	Default : 0x00	Access : R/W
25F0h)	-	7	Reserved.	
	RDCRC_DATA_SEL[2:0]	6:4	For internal test only.	
Ī	RDPTG_EN	3	For internal test only.	
	WDCRC_STOP	2	For internal test only.	
	WDCRC_START	1	For internal test only.	
	WDCRC_RST	0	For internal test only.	
7Ch	REG25F1	7:0	Default : 0x00	Access : R/W
25F1h)	CMD_LFSR_EN	7	For internal test only.	
		6:0	Reserved.	
'Dh	REG25F4	7:0	Default : 0x00	Access : R/W
25F4h)	PTN_MODE[7:0]	7:0	For internal test only.	
7Dh	REG25F5	7:0	Default : 0x00	Access : R/W
(25F5h)	PTN_MODE[15:8]	7:0	See description of '25F4h'.	-
7Eh	REG25F8	7:0	Default : 0x00	Access : R/W
(25F8h)	PTN_DATA[7:0]	7:0	For internal test only.	•
7Eh	REG25F9	7:0	Default : 0x00	Access : R/W
25F9h)	PTN_DATA[15:8]	7:0	See description of '25F8h'.	•
7Fh	REG25FC	7:0	Default : 0x00	Access : RO
25FCh)	R_READ_CRC[7:0]	7:0	For internal test only.	•
7Fh	REG25FD	7:0	Default : 0x00	Access : RO
(25FDh)	R_READ_CRC[15:8]	7:0	See description of '25FCh'.	•



MPLL Register (Bank = 13)

MPLL Reg	MPLL Register (Bank = 13)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG2600	7:0	Default : 0xE7	Access : R/W		
(2600h)	CPUPLL_ICP_ICTRL[1:0]	7:6	2'h00: Icp x 4. 2'h01: Icp x 3. 2'h10: Icp x 2. 2'h11: Icp x1. CPUPLL Ibias output current control. 2'h00: Iout x 1. 2'h01: Iout x 0.75. 2'h10: Iout x 0.5. 2'h11: Iout x0.25. Enable CPUPLL VCO free eun.			
	CPUPLL_IBIAS_ICTRL[1:0]	5:4				
	CPUPLL_ENFRUN	3				
	CPUPLL_CLK33_IN_DIV2_EN	2				
	CPUPLL_CLK_ADC432M_PD	1				
	CPUPLL_CLK_ADC216M_PD	0	Disable "CPUPLL_CLK_ADC2	16M" output.		
00h	REG2601	7:0	Default: 0x08	Access : R/W		
(2601h)	- 30 1	7:5	Reserved.			
	CPUPLL_LOOP_DIV_FIRST[1:0]	4:3	CPUPLL first loop-divider control. 2'b00: /1. 2'b01: /2 < default. 2'b10: /4 2'b11: /8			
Sign	CPUPLL_INPUT_DIV_FIRST[1:0]	2:1	1 CPUPLL input-divider control:. 2'b00: /1 < default. 2'b01: /2 2'b10: /4 2'b11: /8			
40	CPUPLL_IN_SELECT	0	CPUPLL input clock selection, while TEST[5]=1'b1,. 1'b0 1.2V clock input. 1'b1 3.3V clock input after internal level shift to 1.0V.			
01h	REG2604	7:0	Default : 0x2E	Access : R/W		



Semiconductor Doc. No.: 2011010027					
MPLL Re	gister (Bank = 13)				
Index (Absolute)	Mnemonic	Bit	Description		
(2604h)	CPUPLL_LOOP_DIV_SECOND[7:0]	7:0	CPUPLL second loop-divider control. 8'h00: /1. 8'h01: /1. 8'h02: /2. 8'h03: /3. 8'h7F: /127. Others are not acceptable.		
01h	REG2605	7:0	Default : 0x05	Access : R/W	
(2605h)	-	7:4	Reserved.		
	CPUPLL_RES_SEL 3 CPUPLL Loop Filter Resistance Se 1'b0: res=7k Ohm. 1'b1: res=14k Ohm. *for stability consideration. In DSP mode, please set 1'b1.				
	CPUPLL_PD	2	Power down CPUPLL.		
	CPUPLL_OUTPUT_DIV_FIRST[1:0]	1:0	:0 CPUPLL output-divider control. 2'b00: /1 < default. 2'b01: /2. 2'b10: /4. 2'b11: /8.		
02h	REG2608	7:0	Default : 0x00	Access : R/W	
(2608h)	CPUPLL_TEST[7:0]	7:0	CPUPLL test control for test	mode.	
02h	REG2609	7:0	Default : 0x00	Access : R/W	
(2609h)	CPUPLL_TEST[15:8]	7:0	See description of '2608h'.		
03h	REG260C	7:0	Default : 0x3E	Access : R/W	
(260Ch)	MPLL_IBIAS_ICTRL[0]	7 MPLL Ibias output current control. 2'h00: Iout x 1. 2'h01: Iout x 0.75. 2'h10: Iout x 0.5. 2'h11: Iout x 0.25.		control.	
	MPLL_ENFRUN	6	Enable MPLL VCO free eun.		
	MPLL_CLK33_IN_DIV2_EN	5	MPLL 3.3V input reference		
	MPLL_CLK_ADC432M_PD	4	Disable "MPLL_CLK_ADC43		
	MPLL_CLK_ADC216M_PD	3	Disable "MPLL_CLK_ADC21	•	
	FRSEL	2	Select feedback resistor. 1'b0: external resistor. 1'b1: internal resistor.		

Doc. No.: 2011010027 - 152 - 1/5/2011



MPLL Reg	gister (Bank = 13)			
Index (Absolute)	Mnemonic	Bit	Description	
	CPUPLL_VCO_DIV2_DISABLE	1	DIV2 before CPUPLL output	divider.
	CPUPLL_TEST_EN	0	Enable CPUPLL test clock output function.	
03h	REG260D	7:0	Default : 0xC7	Access : R/W
(260Dh)	MPLL_LOOP_DIV_FIRST[1:0]	7:6	MPLL first loop-divider control. 2'b00: /1. 2'b01: /2. 2'b10: /4 < default. 2'b11: /8.	
	MPLL_INPUT_DIV_FIRST[1:0]	5:4	MPLL input-divider control: 2'b00: /1 < default. 2'b01: /2. 2'b10: /4. 2'b11: /8.	
	MPLL_IN_SELECT	3	1'b0 1.2V clock input. 1'b1 3.3V clock input after internal level shift to 1.0	
	MPLL_ICP_ICTRL[1:0]	2:1		
	MPLL_IBIAS_ICTRL[1]	0	See description of '260Ch'.	
04h	REG2610	7:0	Default : 0x09	Access : R/W
(2610h)	MPLL_LOOP_DIV_SECOND[7:0]	7:0	,	
04h	REG2611	7:0	0 Default : 0x05 Access : R/W	
(2611h)		7:4	Reserved.	
	MPLL_RES_SEL	7:4 Reserved. 3 MPLL Loop Filter Resistance Selection. 1'b0: res=7k Ohm. 1'b1: res=14k Ohm. *for stability consideration. In DSP mode, please set 1'b1.		



Semiconductor Doc. No.: 2011010027					
MPLL Re	gister (Bank = 13)				
Index (Absolute)	Mnemonic	Bit	Description		
	MPLL_PD	2	Power down MPLL.		
	MPLL_OUTPUT_DIV_FIRST[1:0]	1:0	MPLL output-divider control. 2'b00: /1. 2'b01: /2 < default. 2'b10: /4. 2'b11: /8.		
05h	REG2614	7:0	Default : 0x00	Access : R/W	
(2614h)	MPLL_TEST[7:0]	7:0	MPLL test control for test m	ode.	
05h	REG2615	7:0	Default : 0x00	Access : R/W	
(2615h)	MPLL_TEST[15:8]	7:0	See description of '2614h'.		
06h	REG2618	7:0	Default : 0x0C	Access: RO, R/W	
(2618h)	MPLL_LOCK	7	MPLL Lock signal. (Enable by MPLL_TEST[6]=	1).	
	MPLL_HIGH_FLAG	6	MPLL High signal. (Enable by MPLL_TEST[13]=1).		
	CPUPLL_LOCK	5	CPUPLL Lock signal. (Enable by CPUPLL_TEST[6]=1).		
	CPUPLL_HIGH_FLAG	4	CPUPLL High signal. (Enable by CPUPLL_TEST[1	3]=1).	
	-	3:2	Reserved.		
	MPLL_VCO_DIV2_DISABLE) 1	DIV2 before MPLL output di	ivider.	
	MPLL_TEST_EN	0	Enable MPLL test clock outp	out function.	
06h	REG2619	7:0	Default : 0xFF	Access : R/W	
(2619h)	MPLL_PD_CLK_USB	7	Disable "MPLL_CLK_USB" or	utput.	
6	MPLL_PD_DVB_DIV3	6	Disable "MPLL_DVB_DIV3"	output.	
	MPLL_PD_DVB_DIV2	5	Disable "MPLL_DVB_DIV2"	output.	
	MPLL_PD_CLK_DP432M	4	Disable "MPLL_CLK_DP432N	M" output.	
80	MPLL_PD_CLK_DIV	3	Disable "MPLL_CLK_DIV" ou	utput.	
	MPLL_PD_CLK_AUDIO_USB	2	Disable the source of "MPLL "MPLL_CLK_USB".	_CLK_AUDIO" &	
	MPLL_PD_CLK_AUDIO	1	Disable "MPLL_CLK_AUDIO	output.	
	CPUPLL_PD_CLK_OUT	0	Disable "CPUPLL_CLK_OUT"	output.	
07h~08h		7:0	Default : -	Access : -	
(261Ch~ 2621h)		7:0	Reserved		

Doc. No.: 2011010027 - 154 - 1/5/2011

SDIO0 Register (Bank = 14)

SDIO0 Re	gister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2800	7:0	Default : 0x00	Access : R/W
(2800h)	SDIO_INT	7	SDIO interrupt event.	
	-	6:3	Reserved.	
	SD_DATA_END	2	SD/MMC data transaction complete event.	
	SD_CMD_END	1	SD/MMC card command and response transaction complete event.	
	MMA_DATA_END	0	MMA data transaction com	plete event.
)0h	REG2801	7:0	Default : 0x00	Access: R/W
(2801h)	-	7 Reserved.		
	MMA_LAST_DONE_INT	6	MMA Last Done interrupt event.	
	POWER_SAVE_INT	5	Power saving mode complete interrupt event.	
	-	4	Reserved.	
	CARD_DMA_END	3	Card interface DMA end interrupt.	
-		2:1	Reserved.	
	MIU_WR_RANGE_ERR	0	MIU write protection out of range event.	
01h	REG2804	7:0	Default : 0x00	Access: R/W
(2804h)	SDIO_INT_EN	7	SDIO_INT interrupt enable.	
	- 0 0	6:3	Reserved.	
	SD_DATA_END_EN	2	SD_DATA_END interrupt enable.	
	SD_CMD_END_EN	1	SD_CMD_END interrupt er	nable.
	MMA_DATA_EN	0	MMA_DATA_END interrupt	enable.
)1h	REG2805	7:0	Default : 0x00	Access: R/W
2805h)	-7.0	7	Reserved.	
*	MMA_LAST_DONE_INT_EN	6	MMA Last Done interrupt 6	enable.
60		5:4	Reserved.	
	CARD_DMA_END_EN	3	Card interface DMA end in	terrupt enable.
		2:1	Reserved.	
	MIU_WR_RANGE_ERR_EN	0	MIU write protection range	e interrupt enable.
)2h	REG2808	7:0	Default : 0x00	Access: RO, R/W
(2808h)	-	7:6	Reserved.	
	FIFO_CLKRDY	5	Data fifo clock ready.	
	MIU_REQUEST_RST	4	Mask MIU interface reques	st, high active.



SDIO0 Re	gister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
	DATA_SCRAMBLE_EN	3	MIU data scramble function	enable.
	JOB_RW_DIR	2	Specify whether this DMA cy 0: Read from card (data writh 1: Write to card (data read f	te to DRAM).
	MMA_W_PRIORITY	1	MIU write request priority. 0: Low priority. 1: High priority.	
	MMA_R_PRIORITY	0	MIU read request priority. 0: Low priority. 1: High priority.	
02h	REG2809	7:0	Default : 0x00	Access : R/W
(2809h)	-	7:3	Reserved.	
	MIU_BUS_CTRL	2	MIU bus burst length selection enable. 0: Disable, length= 512-byte/MIU bus width. 1: Enable, length= reg_miu_bus_type.	
	MIU_BUS_TYPE[1:0]	1:0	MIU bus burst length. 0: 8 burst. 1: 16 burst. 2: 32 burst.	
03h	REG280C	7:0	Default : 0x00	Access: R/W
(280Ch)	DMA_ADDR_26_16[7:0]	7:0	DMA Address[26:16].	
03h	REG280D	7:0	Default : 0x00	Access : R/W
(280Dh)	MIU_SELECT	7	MIU0/MIU1 selection, defau	lt 0 = MIU0.
	· ,5', V	6:3	Reserved.	
X.O.	DMA_ADDR_26_16[10:8]	2:0	See description of '280Ch'.	
04h	REG2810	7:0	Default : 0x00	Access : R/W
(2810h)	DMA_ADDR_15_0[7:0]	7:0	DMA Address[15:0].	
04h	REG2811	7:0	Default : 0x00	Access : R/W
(2811h)	DMA_ADDR_15_0[15:8]	7:0	See description of '2810h'.	
05h	REG2814	7:0	Default : 0x00	Access : R/W
(2814h)	SDIO_STS_CHG	7	SDIO card plug-in or remove	e status change.
	-	6:0	Reserved.	
05h	REG2815	7:0	Default : 0x00	Access : R/W
(2815h)	-	7:1	Reserved.	
	SDIO2_STS_CHG	0	SDIO2 card plug-in or remove status change.	



SDI00 Re		SDIO0 Register (Bank = 14)					
Index (Absolute)	Mnemonic	Bit	Description				
06h	REG2819	7:0	Default : 0x00	Access : R/W			
(2819h)	-	7:4	Reserved.				
	SDIO2_CARD_DET_SRC	3	SDIO2 card detect pin select. 0: SDIO_CDZ. 1: SDIO_DAT3.	T'EO			
	SDIO2_STS_EN	2	SDIO2 card status change int	terrupt enable.			
	SDIO_CARD_DET_SRC 1 SDIO card detect pin select. 0: SDIO_CDZ. 1: SDIO_DAT3.		,				
	SDIO_STS_EN	0 SDIO card status change interrupt e		errupt enable.			
07h	REG281C	7:0	Default : 0x00	Access : RO			
(281Ch)	SDIO_DET_N	7	SDIO card detection status.				
	-	6:0	Reserved.				
07h	REG281D	7:0	Default: 0x00	Access : RO			
(281Dh)	-	7:2	Reserved.				
	SDIO2_DET_N	1	SDIO2 card detection status.				
	-	0	Reserved.				
0Ah	REG2828	7:0	Default : 0x00	Access : R/W			
(2828h)	- 1	7:2	Reserved.				
	SD_EN	1	SD/MMC card interface enabl	e.			
0	MMA_ENABLE	0	MIU DMA enable, job finish a Note: Before setting this bit, MIU_DMA1, JOB_RW_DIR an updated.	make sure JOB_BL_CNT,			
0Bh	REG282C	7:0	Default : 0x00	Access: R/W			
(282Ch)	JOB_BL_CNT[7:0]	7:0	Total block counts for this job. (Card unit: sector. SDIO & Nand unit: reg_sdio_blk_size9_0).				
0Bh	REG282D	7:0	Default: 0x00	Access : R/W			
(282Dh)	TR_JOB_CNT_MANUAL	7	Manual mode for content of r 0: Hardware auto mode. 1: Manual mode.	reg_tr_bk_cnt.			
	TR_JOB_CNT_SRC	6	Select remainder job count of 0: Card remainder job count. 1: Miu remainder job count.				



SDIO0 Register (Bank = 14)					
Index (Absolute)	Mnemonic	Bit	Description		
	-	5:4	Reserved.		
	JOB_BL_CNT[11:8]	3:0	See description of '2820	Ch'.	
0Ch	REG2830	7:0	Default : 0x00	Access : RO	
(2830h)	TR_BK_CNT[7:0]	7:0	Real time number of remainder sectors to be transferred.		

(Absolute)				
	-	5:4	Reserved.	
	JOB_BL_CNT[11:8]	3:0	See description of '282Ch'.	
0Ch	REG2830	7:0	Default : 0x00	Access : RO
(2830h)	TR_BK_CNT[7:0]	7:0	Real time number of remaind transferred.	der sectors to be
0Ch	REG2831	7:0	Default : 0x00	Access: RO
(2831h)	-	7:4	Reserved.	
	TR_BK_CNT[11:8]	3:0	See description of '2830h'.	
0Dh	REG2834	7:0	Default : 0x00	Access : R/W
(2834h)	-	7	Reserved.	
	CIF_RSP_SIZE[6:0]	6:0	Expected response size (byte Expected register read size (card. 01: 1 byte. 40: 64 bytes.	•
0Dh	REG2835	7:0	Default : 0x00	Access : R/W
(2835h) SD_DELAY_SEL_7_0[7:0]		7:0	SD delay cell selection 10 bits. [1:0]: select 4 delay cells on data bus [0], [4]. [3:2]: select 4 delay cells on data bus [1], [5]. [5:4]: select 4 delay cells on data bus [2], [6]. [7:6]: select 4 delay cells on data bus [3], [7].	
0Eh	REG2838	7:0	Default : 0x00	Access : R/W
(2838h)	-	7	Reserved.	
Sta	CIF_CMD_SIZE[6:0]	6:0	Command transfer size (byte MS/MSPro card. 01: 1 byte. 40: 64 bytes.	e count) for SD/MMC and
0Eh	REG2839	7:0	Default : 0x00	Access : R/W
(2839h)	- X	7:3	Reserved.	
	SD_DELAY_EN	2	SD bus add delay cell for SS Enable register.	O issue,.
	SD_DELAY_SEL_9_8[1:0]	1:0	SD delay cell selection 10 bit [9:8]: select 4 delay cells on	



SDIO0 Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
(283Ch)	CARD_WD_CNT[7:0]	7:0	Expected data word count traffic. 0x00 represents 256 words. (CMD6 for SD card, CMD8/14)	8
10h	REG2840	7:0	Default : 0x00	Access: R/W
(2840h)	MMC_BUS_TEST	7	Test MMC bus type through	CIF Data FIFO.
	SD_DATSYNC	6	Synchronize data bus, for SD	01.1 specification.
	SD_DEST	5	SD/MMC data transfer destin 0: Data FIFO. 1: CIF FIFO.	ation.
	SD_CS_EN	4	Set to enable clock auto-stop CLK between read blocks wh 0: Auto-stop is disabled. 1: Auto-stop is enabled.	•
SDDRL 3 Firmware writes 1 to drive SD in command line low. SD_DAT_LINE1 2 10: Use DAT7-0 line.			D interface, data bus and	
	SD_DAT_LINE0	71	00: Use DAT0 line. 01: Use DAT3-0 line.	
	SD_CLK_EN	0	SD MIF output clock enable.	
10h	REG2841	7:0	Default : 0x00	Access : R/W
(2841h)	-0	7:5	Reserved.	
	SDIO_PORT_SEL	4	SDIO port selection, 0-SDIO	port1, 1-SDIO port2.
	SD_DMA_RD_CLK_STOP	3	SD read DMA stop clock whe	n DMA end.
Si	2SD_1CLK_SRC	2	Clock control of card port, who the clock off. 1: Clock on.	hen SDIO port active.
Default is SD/MMC card interface idle. Set 1 to have SDIO interface.		SDIO interface and SD/MMC Default is SD/MMC card interinterface idle. Set 1 to have SDIO interface card interface stay idle.	face active and SDIO	
	SDIO_RDWAIT	0	When reading block data wh hardware will drive SD_DAT1 controller that host is busy. Active high.	• •



	Doc. No.: 2011010027 SDIO0 Register (Bank = 14)					
Index (Absolute)	Mnemonic	Bit	Description			
11h	REG2844	7:0	Default : 0x00	Access : R/W		
(2844h)	-	7:5	Reserved.			
	SD_DTRX_DIR	4	SD/MMC data transfer directi 0: Read from card. 1: Write to card.	on.		
	SD_DTRX_EN	3	SD/MMC data transmit/receiv clear).	ve enable (job finish auto		
	SD_CMD_EN	2	SD/MMC transmit command clear).	enable (job finish auto		
	SD_RSP_EN	1	SD/MMC receive command response enable.			
	SD_RSPR2_EN	0	SD/MMC receive command re	esponse for R2 type.		
11h	REG2845	7:0	Default: 0x00	Access : R/W		
(2845h)	-	7:4	Reserved.			
	SDIO_DET_INT_SRC	3	SDIO interrupt source selection in sdio_int_mod=0 or 1. 0-edge trigger, 1-level trigger.			
	SDIO_DET_ON	2	SDIO interrupt detect function switch, active high.			
	SDIO_INT_MOD1	1	SDIO_INT_MOD= 10: Single block read/write interrup detect. SDIO_INT_MOD= 11: Multi-block read/write interrupt detect.			
	SDIO_INT_MOD0	0	SDIO_INT_MOD= 00: Contin SDIO_INT_MOD= 01: CMD12 interrupt detect.	·		
12h	REG2848	7:0	Default : 0x00	Access: RO, R/W		
(2848h)	70	7	Reserved.			
4	SD_CARD_BUSY	6	SD card busy status, 1-SD ca	rd busy.		
(0.)	SD_WR_PRO_N	5	SD card write protect.			
	SD_CMDRSP_CERR	4	Received command phase. Response CRC error event.			
	SD_CMD_NORSP	3	Transmitted command phase. Response timeout event (time out = 64 clocks), which means there is no response on CMD line.			



SDI00 Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
	SD_DAT_STSNEG	2	Transmitted data phase. "CRC status = negative" from means a transmission error had needs to resend data.	
	SD_DAT_STSERR	1	Transmitted data phase. "CRC status = error" from SD SD/MMC card has encountered	· · · · · · · · · · · · · · · · · · ·
	SD_DAT_CERR	0	Received data phase CRC err	or event.
12h	REG2849	7:0	Default : 0x00	Access : RO
(2849h)	-	7:4	Reserved.	
SD_DAT3		3	SD DATA Line 3.	
	SD_DAT2	2	SD DATA Line 2.	
	SD_DAT1	1	SD DATA Line 1.	
	SD_DAT0	0	SD DATA Line 0.	1
1Bh	REG286C	7:0	Default : 0x00	Access : R/W
(286Ch)	SDIO_BLK_SIZE12_0[7:0]	7:0	SDIO block size[12:0] (1~20/13'h001: 1 byte. 13'h200: 512 bytes. 13'h400: 1024 bytes.	47 bytes).
1Bh	REG286D	7:0	Default: 0x00	Access : R/W
(286Dh)	SDIO_BLK_MOD	7	SDIO block mode enable.	
	-0 6	6:5	Reserved.	
	SDIO_BLK_SIZE12_0[12:8]	4:0	See description of '286Ch'.	
1Ch	REG2870	7:0	Default : 0x00	Access : R/W
(2870h)	SDIO_MEM_ADDR15_0[7:0]	7:0	SDIO memory address[15:0]	(byte offset).
1Ch	REG2871	7:0	Default : 0x00	Access : R/W
(2871h)	SDIO_MEM_ADDR15_0[15:8]	7:0	See description of '2870h'.	
1Dh	REG2874	7:0	Default : 0x00	Access : R/W
(2874h)	SDIO_MEM_ADDR28_16[7:0]	7:0	SDIO memory address[28:16] (byte offset).
1Dh	REG2875	7:0	Default : 0x00	Access : R/W
(2875h)	-	7:6	Reserved.	
	SDIO_MEM_ADDR28_16[13:8]	5:0	See description of '2874h'.	
1Eh	REG2878	7:0	Default : 0x00	Access : RO
(2878h)	-	7:4	Reserved.	



Semicol Doc No : 20110	nductor		Pieliiliid	ry Data Sheet Version 0.1
	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
	SDIO_DAT3_0[3:0]	3:0	SDIO data lines 3-0.	.
1Eh	REG2879	7:0	Default : 0x00	Access : RO
(2879h)	-	7:4	Reserved.	~0
	SDIO2_DAT3_0[3:0]	3:0	SDIO2 data lines 3-0.	
2Dh	REG28B4	7:0	Default : 0x10	Access : R/W
(28B4h)	-	7:5	Reserved.	
	SRAM_CGEN	4	SARM clock gating.	
	-	3:0	Reserved.	
2Eh	REG28B8	7:0	Default : 0xFF	Access : R/W
(28B8h)	BYTE_VLD_7_0[7:0]	7:0	MIU bus width is 64-bit, SW position for DMA transmission BYTE_VLD[7:0]: hFF, valid do BYTE_VLD[7:0]: hFC, valid do BYTE_VLD[7:0]: hF8, valid do BYTE_VLD[7:0]: hF0, valid do BYTE_VLD[7:0]: hE0, valid do BYTE_VLD[7:0]: hC0, valid do BYTE_VLD[7:0]: hC0, valid do BYTE_VLD[7:0]: h80, valid do BYTE_VLD[7:0]: h80, valid do BYTE_VLD[7:0]: h80, valid do BYTE_VLD[7:0]: h80, valid do	n. ata start on bus [63:0]. ata start on bus [63:8]. ata start on bus [63:16]. ata start on bus [63:24]. ata start on bus [63:32]. ata start on bus [63:40]. ata start on bus [63:48].
30h	REG28C0	7:0	Default : 0x00	Access: RO, R/W
(28C0h)	CF_PAD_SWAP	7	CF pad function swap.	
	SD_PAD_SWAP	6	SD pad function swap.	
4	XD_BUS_PORT_SEL	5	XD pad function swap.	
~0	CMD_BISTFAIL	4	CMD FIFO 128-byte BIST Tes	st Fail.
	CIFD_BISTFAIL	3	CIF FIFO_D 512-byte BIST T	est Fail.
	CIFC_BISTFAIL	2	CIF FIFO_C 64-byte BIST Tes	st Fail.
	DBFB_BISTFAIL	1	Data FIFO_B 512-byte BIST	Test Fail.
60	DBFA_BISTFAIL	0	Data FIFO_A 512-byte BIST	Test Fail.
30h	REG28C1	7:0	Default: 0x58	Access : R/W
(28C1h)	XD_NAND_COBUS	7	NAND and XD/SD interface s	hared bus, Active high.
	PING_PONG_FIFO_CLK_EN	6	Ping pong fifo clock enable.	
	ENDIAN_SEL	5	Endian select. Low: Little endian.	

4

FCIE_SOFT_RST

High: Big endian.

FCIE module software reset, active low, uP program.



SDIO0 Re	0027 gister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
	SD_MS_COBUS	3	SD and MS interface shared bus, 4-bit mode bus. MS 4-bit data bus is shared with SD 4-bit bus, and MS_BS is shared with SD_CMD. Active high.	
	DEBUG_MOD[2:0]	2:0	DEBUG_MOD [2:0] definition. 1: SD. 5: MMA. 6: DFF.	
31h	REG28C4	7:0	Default : 0x00	Access : RO
(28C4h)	FCIE_DBUS_15_0[7:0]	7:0	Debug bus [15:0].	
31h	REG28C5	7:0	Default : 0x00	Access : RO
(28C5h)	FCIE_DBUS_15_0[15:8]	7:0	See description of '28C4h'.	
32h	REG28C9	7:0	Default: 0x00	Access : RO
(28C9h)	FCIE_DBUS_23_16[7:0]	7:0	Debug bus [23:16].	
34h	REG28D0	7:0	Default : 0xFF	Access : R/W
(28D0h)	SD_POWER_RD_MASK[7:0]	7:0	Power save mode, read data mask bits, 0-mask, 1-valid.	
34h	REG28D1	7:0	Default : 0xFF	Access : R/W
(28D1h)	SD_POWER_RD_MASK[15:8]	7:0	See description of '28D0h'.	
35h	REG28D4	7:0	Default : 0x08	Access: RO, R/W
(28D4h)	BAT_SAVE_EVENT	7	Power save mode status, Battery lost event occurred, clear by reg_sd_power_save_rst=0.	
	RST_SAVE_EVENT	6	Power save mode status, Res by reg_sd_power_save_rst=0	,
5	RIU_SAVE_EVENT	5	Power save mode status, RIU occurred, clear by reg_sd_po	
	-	4	Reserved.	
(0)	SD_POWER_SAVE_RST	3	Software reset Power Save H reset HW.	W, default is '1', set '0' to
***	POWER_SAVE_MODE_INT_EN	2	Power Save interrupt enable,	high active.
	SD_POWER_SAVE_RIU	1	SW set register to emulate po	ower lost event, high
	POWER_SAVE_MODE	0	Power Save HW enable, high active.	
38h	REG28E0	7:0	Default : 0x00	Access : R/W



	Doc. No.: 2011010027					
SDIO0 Re	gister (Bank = 14)					
Index (Absolute)	Mnemonic	Bit	Description			
(28E0h)	RANGE_MIN_BYTE_ADDRESS_26 _16[7:0]	7:0	MIU write range protection, minimum address point 27 bits (MIU width is 32 bits), address[26:16].			
38h	REG28E1	7:0	Default : 0x00	Access : R/W		
(28E1h)	-	7:5	Reserved.			
	FORCE_MIU_WR_RANGE_ERR	4	Force MIU write protection or	ut of range event.		
	MIU_WR_RANGE_ENABLE	3	MIU write protection function	enable.		
	RANGE_MIN_BYTE_ADDRESS_26 _16[10:8]	2:0	See description of '28E0h'.	0.,		
39h	REG28E4	7:0	Default : 0x00	Access : R/W		
(28E4h)	RANGE_MIN_BYTE_ADDRESS_15 _0[7:0]	7:0	MIU write range protection, r 26 bits (MIU width is 32 bits)	•		
39h	REG28E5	7:0	Default : 0x00	Access : R/W		
(28E5h)	RANGE_MIN_BYTE_ADDRESS_15 _0[15:8]	7:0	See description of '28E4h'.			
3Ah	REG28E8	7:0	Default : 0x00	Access : R/W		
(28E8h)	RANGE_MAX_BYTE_ADDRESS_2 6_16[7:0]	7:0	MIU write range protection, r 26 bits (MIU width is 32 bits)	•		
3Ah	REG28E9	7:0	Default : 0x00	Access : R/W		
(28E9h)	-	7:3	Reserved.			
	RANGE_MAX_BYTE_ADDRESS_2 6_16[10:8]	2:0	See description of '28E8h'.			
3Bh	REG28EC	7:0	Default : 0x00	Access : R/W		
(28ECh)	RANGE_MAX_BYTE_ADDRESS_1 5_0[7:0]	7:0	MIU write range protection, r 26 bits (MIU width is 32 bits)	•		
3Bh	REG28ED	7:0	Default : 0x00	Access : R/W		
(28EDh)	RANGE_MAX_BYTE_ADDRESS_1 5_0[15:8]	7:0	See description of '28ECh'.			
3Ch	REG28F0	7:0	Default : 0x00	Access : RO		
(28F0h)	MIU_WRRANGE_ERR_ADDR_26_ 16[7:0]	7:0	MIU write range protection e MIU_WRRANGE_ERR_ADDR_			
3Ch	REG28F1	7:0	Default : 0x00	Access : RO		
(28F1h)	-	7:3	Reserved.			
	MIU_WRRANGE_ERR_ADDR_26_ 16[10:8]	2:0	See description of '28F0h'.			
3Dh	REG28F4	7:0	Default : 0x00	Access : RO		

Doc. No.: 2011010027 - 164 - 1/5/2011



Index (Absolute)	Mnemonic	Bit	Description	
(28F4h)	MIU_WRRANGE_ERR_ADDR_15_ 0[7:0]	7:0	MIU write range protection e MIU_WRRANGE_ERR_ADDR_	
3Dh	REG28F5	7:0	Default : 0x00	Access : RO
(28F5h)	MIU_WRRANGE_ERR_ADDR_15_ 0[15:8]	7:0	See description of '28F4h'.	
			A Ology C	,0**

Doc. No.: 2011010027 - 165 - 1/5/2011

EFUSE Register (Bank = 18)

EFUSE Re	EFUSE Register (Bank = 18)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG3000	7:0	Default : 0x00	Access : RO		
(3000h)	EFUSE_MUX_BIT[7:0]	7:0	Efuse bit [127:0]; mux wit	th overwrite.		
00h	REG3001	7:0	Default: 0x00	Access : RO		
(3001h)	EFUSE_MUX_BIT[15:8]	7:0	See description of '3000h'.			
01h	REG3004	7:0	Default: 0x00	Access : RO		
(3004h)	EFUSE_MUX_BIT[23:16]	7:0	See description of '3000h'.			
01h	REG3005	7:0	Default : 0x00	Access : RO		
(3005h)	EFUSE_MUX_BIT[31:24]	7:0	See description of '3000h'.			
02h	REG3008	7:0	Default : 0x00	Access : RO		
(3008h)	EFUSE_MUX_BIT[39:32]	7:0	See description of '3000h'.			
02h	REG3009	7:0	Default: 0x00	Access : RO		
(3009h)	EFUSE_MUX_BIT[47:40]	7:0	See description of '3000h'.			
03h	REG300C	7:0	Default : 0x00	Access : RO		
(300Ch)	EFUSE_MUX_BIT[55:48]	7:0	See description of '3000h'.			
03h	REG300D	7:0	Default: 0x00	Access : RO		
(300Dh)	EFUSE_MUX_BIT[63:56]	7:0	See description of '3000h'.			
04h	REG3010	7:0	Default : 0x00	Access : RO		
(3010h)	EFUSE_MUX_BIT[71:64]	7:0	See description of '3000h'.			
04h	REG3011	7:0	Default : 0x00	Access : RO		
(3011h)	EFUSE_MUX_BIT[79:72]	7:0	See description of '3000h'.			
05h	REG3014	7:0	Default: 0x00	Access : RO		
(3014h)	EFUSE_MUX_BIT[87:80]	7:0	See description of '3000h'.			
05h	REG3015	7:0	Default : 0x00	Access : RO		
(3015h)	EFUSE_MUX_BIT[95:88]	7:0	See description of '3000h'.			
06h	REG3018	7:0	Default : 0x00	Access : RO		
(3018h)	EFUSE_MUX_BIT[103:96]	7:0	See description of '3000h'.			
06h	REG3019	7:0	Default : 0x00	Access : RO		
(3019h)	EFUSE_MUX_BIT[111:104]	7:0	See description of '3000h'.			
07h	REG301C	7:0	Default: 0x00	Access : RO		
(301Ch)	EFUSE_MUX_BIT[119:112]	7:0	See description of '3000h'.			
07h	REG301D	7:0	Default : 0x00	Access : RO		



	Doc. No.: 2011010027				
EFUSE Re	egister (Bank = 18)	ı			
Index	Mnemonic	Bit	Description		
(Absolute)	FELICE MUN. DIT[127:120]	7.0	C dinti		
(301Dh)	EFUSE_MUX_BIT[127:120]	7:0	See description of '3000h'.		
08h (3020h)	REG3020	7:0	Default : 0x00	Access : R/W	
	EFUSE_OVERWRITE_SEL[7:0]	7:0	Efuse overwrite select [127	_	
08h	REG3021	7:0	Default : 0x00	Access : R/W	
(3021h)	EFUSE_OVERWRITE_SEL[15:8]	7:0	See description of '3020h'.		
09h	REG3024	7:0	Default : 0x00	Access : R/W	
(3024h)	EFUSE_OVERWRITE_SEL[23:16]	7:0	See description of '3020h'.		
09h	REG3025	7:0	Default : 0x00	Access : R/W	
(3025h)	EFUSE_OVERWRITE_SEL[31:24]	7:0	See description of '3020h'.	T	
0Ah	REG3028	7:0	Default : 0x00	Access: R/W	
(3028h)	EFUSE_OVERWRITE_SEL[39:32]	7:0	See description of '3020h'.	1	
0Ah	REG3029	7:0	Default: 0x00	Access : R/W	
(3029h)	EFUSE_OVERWRITE_SEL[47:40]	7:0	See description of '3020h'.		
(20201-)	REG302C	7:0	Default : 0x00	Access : R/W	
	EFUSE_OVERWRITE_SEL[55:48]	7:0	See description of '3020h'.		
0Bh	REG302D	7:0	Default: 0x00	Access : R/W	
(302Dh)	EFUSE_OVERWRITE_SEL[63:56]	7:0	See description of '3020h'.		
0Ch	REG3030	7:0	Default : 0x00	Access : R/W	
(3030h)	EFUSE_OVERWRITE_SEL[71:64]	7:0	See description of '3020h'.		
0Ch	REG3031	7:0	Default : 0x00	Access : R/W	
(3031h)	EFUSE_OVERWRITE_SEL[79:72]	7:0	See description of '3020h'.		
0Dh	REG3034	7:0	Default : 0x00	Access : R/W	
(3034h)	EFUSE_OVERWRITE_SEL[87:80]	7:0	See description of '3020h'.		
0Dh	REG3035	7:0	Default : 0x00	Access : R/W	
(3035h)	EFUSE_OVERWRITE_SEL[95:88]	7:0	See description of '3020h'.		
0Eh	REG3038	7:0	Default : 0x00	Access : R/W	
(3038h)	EFUSE_OVERWRITE_SEL[103:96]	7:0	See description of '3020h'.		
0Eh	REG3039	7:0	Default : 0x00	Access : R/W	
(3039h)	EFUSE_OVERWRITE_SEL[111:104]	7:0	See description of '3020h'.	,	
0Fh	REG303C	7:0	Default : 0x00	Access : R/W	
(303Ch)	EFUSE_OVERWRITE_SEL[119:112]	7:0	See description of '3020h'.	<u>-</u>	
0Fh	REG303D	7:0	Default : 0x00	Access : R/W	
(303Dh)	EFUSE_OVERWRITE_SEL[127:120]	7:0	See description of '3020h'.		



Doc. No.: 2011010027				
EFUSE Re	egister (Bank = 18)			
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG3040	7:0	Default : 0x00	Access : R/W
(3040h)	EFUSE_OVERWRITE_VALUE[7:0]	7:0	Efuse overwrite value [127	<u>'</u> :0].
10h	REG3041	7:0	Default : 0x00	Access : R/W
(3041h)	EFUSE_OVERWRITE_VALUE[15:8]	7:0	See description of '3040h'.	
11h	REG3044	7:0	Default: 0x00	Access : R/W
(3044h)	EFUSE_OVERWRITE_VALUE[23:16]	7:0	See description of '3040h'.	
11h	REG3045	7:0	Default : 0x00	Access : R/W
(3045h)	EFUSE_OVERWRITE_VALUE[31:24]	7:0	See description of '3040h'.	
12h	REG3048	7:0	Default : 0x00	Access : R/W
(3048h)	EFUSE_OVERWRITE_VALUE[39:32]	7:0	See description of '3040h'.	
12h	REG3049	7:0	Default: 0x00	Access : R/W
(3049h)	EFUSE_OVERWRITE_VALUE[47:40]	7:0	See description of '3040h'.	
13h	REG304C	7:0	Default: 0x00	Access : R/W
(304Ch)	EFUSE_OVERWRITE_VALUE[55:48]	7:0	See description of '3040h'.	
13h	REG304D	7:0	Default: 0x00	Access : R/W
(304Dh)	EFUSE_OVERWRITE_VALUE[63:56]	7:0	See description of '3040h'.	
14h	REG3050	7:0	Default : 0x00	Access : R/W
(3050h)	EFUSE_OVERWRITE_VALUE[71:64]	7:0	See description of '3040h'.	
14h	REG3051	7:0	Default : 0x00	Access : R/W
(3051h)	EFUSE_OVERWRITE_VALUE[79:72]	7:0	See description of '3040h'.	
15h	REG3054	7:0	Default: 0x00	Access : R/W
(3054h)	EFUSE_OVERWRITE_VALUE[87:80]	7:0	See description of '3040h'.	
15h	REG3055	7:0	Default : 0x00	Access : R/W
(3055h)	EFUSE_OVERWRITE_VALUE[95:88]	7:0	See description of '3040h'.	
16h	REG3058	7:0	Default : 0x00	Access : R/W
(3058h)	EFUSE_OVERWRITE_VALUE[103:96]	7:0	See description of '3040h'.	
16h	REG3059	7:0	Default : 0x00	Access : R/W
(3059h)	EFUSE_OVERWRITE_VALUE[111:104]	7:0	See description of '3040h'.	
17h	REG305C	7:0	Default : 0x00	Access : R/W
(305Ch)	EFUSE_OVERWRITE_VALUE[119:112]	7:0	See description of '3040h'.	
17h	REG305D	7:0	Default : 0x00	Access : R/W
(305Dh)	EFUSE_OVERWRITE_VALUE[127:120]	7:0	See description of '3040h'.	,
18h	REG3060	7:0	Default : 0x00	Access : RO



Doc. No.: 2011010027				
EFUSE Re	egister (Bank = 18)			
Index	Mnemonic	Bit	Description	
(Absolute)	FELICE DAW DITEZ-01	7.0	F6 L# [127.0]	
(3060h)	EFUSE_RAW_BIT[7:0]	7:0	Efuse raw bit [127:0].	
18h (3061h)	REG3061	7:0	Default : 0x00	Access : RO
	EFUSE_RAW_BIT[15:8]	7:0	See description of '3060h'.	
19h (3064h)	REG3064	7:0	Default : 0x00	Access : RO
	EFUSE_RAW_BIT[23:16]	7:0	See description of '3060h'.	
19h (3065h)	REG3065	7:0	Default : 0x00	Access : RO
	EFUSE_RAW_BIT[31:24]	7:0	See description of '3060h'.	
1Ah (2068h)	REG3068	7:0	Default : 0x00	Access : RO
(3068h)	EFUSE_RAW_BIT[39:32]	7:0	See description of '3060h'.	
1Ah	REG3069	7:0	Default : 0x00	Access : RO
(3069h)	EFUSE_RAW_BIT[47:40]	7:0	See description of '3060h'.	Τ
1Bh	REG306C	7:0	Default: 0x00	Access : RO
(306Ch)	EFUSE_RAW_BIT[55:48]	7:0	See description of '3060h'.	T
F	REG306D	7:0	Default : 0x00	Access : RO
(306Dh)	EFUSE_RAW_BIT[63:56]	7:0	See description of '3060h'.	T
1Ch	REG3070	7:0	Default: 0x00	Access : RO
(3070h)	EFUSE_RAW_BIT[71:64]	7:0	See description of '3060h'.	T
1Ch	REG3071	7:0	Default : 0x00	Access : RO
(3071h)	EFUSE_RAW_BIT[79:72]	7:0	See description of '3060h'.	·
1Dh	REG3074	7:0	Default : 0x00	Access : RO
(3074h)	EFUSE_RAW_BIT[87:80]	7:0	See description of '3060h'.	
1Dh	REG3075	7:0	Default : 0x00	Access : RO
(3075h)	EFUSE_RAW_BIT[95:88]	7:0	See description of '3060h'.	
1Eh	REG3078	7:0	Default : 0x00	Access : RO
(3078h)	EFUSE_RAW_BIT[103:96]	7:0	See description of '3060h'.	
1Eh	REG3079	7:0	Default : 0x00	Access : RO
(3079h)	EFUSE_RAW_BIT[111:104]	7:0	See description of '3060h'.	
1Fh	REG307C	7:0	Default : 0x00	Access : RO
(307Ch)	EFUSE_RAW_BIT[119:112]	7:0	See description of '3060h'.	
1Fh	REG307D	7:0	Default : 0x00	Access : RO
(307Dh)	EFUSE_RAW_BIT[127:120]	7:0	See description of '3060h'.	
20h	REG3080	7:0	Default : 0x00	Access : R/W
(3080h)	-	7:1	Reserved.	



Doc. No.: 20110	egister (Bank = 18)			
Index (Absolute)	Mnemonic	Bit	Description	
	PROG_FU_EN	0	Efuse program enable bit.	
21h	REG3084	7:0	Default : 0x04	Access : R/W
(3084h)	PROG_FU_CNT[7:0]	7:0	Program cycle count by 26 260 * 1/26M ~= 10us.	5Mz (10us).
21h	REG3085	7:0	Default : 0x01	Access : R/W
(3085h)	-	7:1	Reserved.	
	PROG_FU_CNT[8]	0	See description of '3084h'.	20**
22h	REG3088	7:0	Default : 0x00	Access : R/W
(3088h)	-	7:6	Reserved.	
	GADRR[5:0]	5:0	Efuse_bit_sel_address.	
22h	REG3089	7:0	Default : 0x00	Access : R/W
(3089h)	-	7:2	Reserved.	
	GBANK_SEL[9:8]	1:0	Efuse_bank_sel_address;. 2'b01 bank0,. 2'b10 bank1.	
23h	REG308C	7:0	Default : 0x00	Access : R/W
(308Ch)	- 40 46	7:2	Reserved.	
	GMONGATE	1	Efuse gmgate input signal Must be low when GPROG	
	GMONSÉL	0	Efuse GMONSEL input signal. Must be low when GPROG is high.	
26h	REG3098	7:0	Default : 0x00	Access : RO
(3098h)		7:5	Reserved.	
X	GBANK_P[4:3]	4:3	Efuse_bank_sel_address;	2'b01 bank0, 2'b10 bank1.
5	GPRCHG_N	2	Read only flag; efuse GPR	CHG_N.
4	GFSET_P	1	Read only flag; efuse GFSI	ET_P.
4.0	GSIGDEV_P	0	Read only flag; efuse GSIG	GDEV_P.
27h	REG309C	7:0	Default : 0x00	Access : RO
(309Ch)	EFUSE_STATE[7:0]	7:0	Efuse read FSM state.	1
27h	REG309D	7:0	Default : 0x00	Access : RO
(309Dh)	EFUSE_STATE[15:8]	7:0	See description of '309Ch'	
28h	REG30A0	7:0	Default : 0x00	Access : R/W
(30A0h)	-	7:1	Reserved.	
<u>-</u>	EFUSE_READ	0	Efuse read trigger.	

DISP Register (Bank = 19)

DISP Regi	ister (Bank = 19)			
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG3204	7:0	Default : 0x00	Access : R/W
(3204h)	TG_VS_ST[7:0]	7:0		~ •
01h	REG3205	7:0	Default : 0x00	Access: R/W
(3205h)	-	7:3	Reserved.	
	TG_VS_ST[10:8]	2:0	See description of '3204h'.	
02h	REG3208	7:0	Default : 0x03	Access : R/W
(3208h)	TG_VS_END[7:0]	7:0		
02h	REG3209	7:0	Default : 0x00	Access : R/W
(3209h)	-	7:3	Reserved.	
	TG_VS_END[10:8]	2:0	See description of '3208h'.	
03h	REG320C	7:0	Default: 0x05	Access : R/W
(320Ch)	TG_VFDE_ST[7:0]	7:0		
03h	REG320D	7:0	Default : 0x00	Access : R/W
(320Dh)	-	7:3	Reserved.	
	TG_VFDE_ST[10:8]	2:0	See description of '320Ch'.	
04h	REG3210	7:0	Default : 0x5C	Access : R/W
(3210h)	TG_VFDE_END[7:0]	7:0)	
04h	REG3211	7:0	Default : 0x02	Access : R/W
(3211h)	-0	7:3	Reserved.	
	TG_VFDE_END[10:8]	2:0	See description of '3210h'.	
05h	REG3214	7:0	Default : 0x05	Access : R/W
(3214h)	TG_VDE_ST[7:0]	7:0		
05h	REG3215	7:0	Default : 0x00	Access: R/W
(3215h)	-	7:3	Reserved.	
(0)	TG_VDE_ST[10:8]	2:0	See description of '3214h'.	
06h	REG3218	7:0	Default : 0x5C	Access : R/W
(3218h)	TG_VDE_END[7:0]	7:0		
06h	REG3219	7:0	Default : 0x02	Access : R/W
(3219h)	-	7:3	Reserved.	
	TG_VDE_END[10:8]	2:0	See description of '3218h'.	
07h	REG321C	7:0	Default: 0x73	Access : R/W



Doc. No.: 2011010027				
DISP Regi	ster (Bank = 19)			
Index (Absolute)	Mnemonic	Bit	Description	
(321Ch)	TG_VTT[7:0]	7:0		
07h	REG321D	7:0	Default : 0x02	Access : R/W
(321Dh)	-	7:3	Reserved.	~0
	TG_VTT[10:8]	2:0	See description of '321Ch'.	
09h	REG3224	7:0	Default : 0x00	Access : R/W
(3224h)	TG_HS_ST[7:0]	7:0		
09h	REG3225	7:0	Default : 0x00	Access : R/W
(3225h)	-	7:3	Reserved.	
	TG_HS_ST[10:8]	2:0	See description of '3224h'.	
0Ah	REG3228	7:0	Default : 0x7F	Access : R/W
(3228h)	TG_HS_END[7:0]	7:0		
0Ah	REG3229	7:0	Default : 0x00	Access : R/W
(3229h)	-	7:3	Reserved.	
	TG_HS_END[10:8]	2:0	See description of '3228h'.	
0Bh	REG322C	7:0	Default : 0xA8	Access : R/W
(322Ch)	TG_HFDE_ST[7:0]	7:0	13	•
0Bh	REG322D	7:0	Default : 0x00	Access : R/W
(322Dh)	-	7:3	Reserved.	
	TG_HFDE_ST[10:8]	2:0	See description of '322Ch'.	
0Ch	REG3230	7:0	Default : 0xC7	Access : R/W
(3230h)	TG_HFDE_END[7:0]	7:0		
0Ch	REG3231	7:0	Default : 0x03	Access : R/W
(3231h)		7:3	Reserved.	
5	TG_HFDE_END[10:8]	2:0	See description of '3230h'.	
0Dh	REG3234	7:0	Default : 0xA8	Access : R/W
(3234h)	TG_HDE_ST[7:0]	7:0		
0Dh	REG3235	7:0	Default : 0x00	Access : R/W
(3235h)		7:3	Reserved.	
	TG_HDE_ST[10:8]	2:0	See description of '3234h'.	
0Eh	REG3238	7:0	Default : 0xC7	Access : R/W
(3238h)	TG_HDE_END[7:0]	7:0		
0Eh	REG3239	7:0	Default : 0x03	Access : R/W
(3239h)	-	7:3	Reserved.	



DISP Register (Bank = 19)				
DISP Regis	ster (Bank = 19)			
Index (Absolute)	Mnemonic	Bit	Description	
	TG_HDE_END[10:8]	2:0	See description of '3238h'.	1
0Fh	REG323C	7:0	Default : 0x1F	Access : R/W
(323Ch)	TG_HTT[7:0]	7:0		
0Fh	REG323D	7:0	Default : 0x04	Access: R/W
(323Dh)	-	7:3	Reserved.	
	TG_HTT[10:8]	2:0	See description of '323Ch'.	- 4
10h	REG3240	7:0	Default : 0x00	Access : R/W
(3240h)	-	7:2	Reserved.	
	TG_DBF_EN	1		
	DISP_OSD_EN	0		
10h	REG3241	7:0	Default : 0x01	Access : R/W
(3241h)	-	7:1	Reserved.	
	DISP_FORCE_FRAME_COLOR	0		
(DD 441)	REG3244	7:0	Default : 0x00	Access : R/W
	DISP_FRAME_COLOR[7:0]	7:0		
11h	REG3245	7:0	Default: 0x00	Access : R/W
(3245h)	DISP_FRAME_COLOR[15:8]	7:0	See description of '3244h'.	
12h	REG3248	7:0	Default : 0Xff	Access : R/W
(3248h)	DISP_FRAME_COLOR[23:16]	7:0	See description of '3244h'.	
13h	REG324C	7:0	Default : 0x40	Access: R/W
(324Ch)	DISP_LB_DEPTH[7:0]	7:0		
14h	REG3250	7:0	Default : 0x0F	Access : R/W
(3250h)	TG_FRAME_PLL_REF_Y[7:0]	7:0		
14h	REG3251	7:0	Default : 0x00	Access : R/W
(3251h)	-	7:3	Reserved.	
4.0	TG_FRAME_PLL_REF_Y[10:8]	2:0	See description of '3250h'.	
15h	REG3254	7:0	Default : 0x00	Access : R/W
(3254h)		7:2	Reserved.	
	TG_SW_CLR_VCNT_FREEZE_R EGION	1		
	TG_VCNT_FREEZE	0		
15h	REG3255	7:0	Default : 0x00	Access : RO
(3255h)	TG_VCNT_FREEZE_REGION	7		



Doc. No.: 201101	····			
DISP Regi	ster (Bank = 19)	Г	<u></u>	
Index (Absolute)	Mnemonic	Bit	Description	
	-	6:0	Reserved.	
17h	REG325C	7:0	Default : 0x00	Access : R/W
(325Ch)	-	7:1	Reserved.	
	STATUS_CLR	0		
18h	REG3260	7:0	Default: 0x80	Access : R/W
(3260h)	CBS_BRI[7:0]	7:0		
18h	REG3261	7:0	Default : 0x01	Access : R/W
(3261h)	-	7:1	Reserved.	
	CBS_CLAMP_MODE	0		
19h	REG3264	7:0	Default : 0x00	Access : R/W
(3264h)	-	7:1	Reserved.	
	CSC_Y2R_EN	0		
19h	REG3265	7:0	Default: 0x00	Access : R/W
(3265h)	CSC_Y2R_Y_OFSET8[7:0]	7:0		
1Ah	REG3268	7:0	Default: 0x00	Access : R/W
(3268h)	CSC_Y2R_CB_OFSET8[7:0]	7:0		
1Ah	REG3269	7:0	Default : 0x00	Access : R/W
(3269h)	CSC_Y2R_CR_OFSET8[7:0]	7:0		
1Bh	REG326C	7:0	Default : 0x00	Access : R/W
(326Ch)	CSC_Y2R_A11[7:0]	7:0		
1Bh	REG326D	7:0	Default : 0x00	Access : R/W
(326Dh)	1.5	7:6	Reserved.	
X	CSC_Y2R_A11[13:8]	5:0	See description of '326Ch'.	
1Ch	REG3270	7:0	Default : 0x00	Access : R/W
(3270h)	CSC_Y2R_A12[7:0]	7:0		
1Ch	REG3271	7:0	Default : 0x00	Access : R/W
(3 <mark>271</mark> h)		7:6	Reserved.	
4	CSC_Y2R_A12[13:8]	5:0	See description of '3270h'.	
1Dh	REG3274	7:0	Default : 0x00	Access: R/W
(3274h)	CSC_Y2R_A13[7:0]	7:0		
1Dh	REG3275	7:0	Default : 0x00	Access : R/W
(3275h)	-	7:6	Reserved.	
	CSC_Y2R_A13[13:8]	5:0	See description of '3274h'.	



Doc. No.: 2011010027				
DISP Regi	ster (Bank = 19)		7	
Index (Absolute)	Mnemonic	Bit	Description	
1Eh	REG3278	7:0	Default : 0x00	Access : R/W
(3278h)	CSC_Y2R_A21[7:0]	7:0		
1Eh	REG3279	7:0	Default : 0x00	Access : R/W
(3279h)	-	7:6	Reserved.	
	CSC_Y2R_A21[13:8]	5:0	See description of '3278h'.	
1Fh	REG327C	7:0	Default : 0x00	Access: R/W
(327Ch)	CSC_Y2R_A22[7:0]	7:0		
1Fh	REG327D	7:0	Default : 0x00	Access : R/W
(327Dh)	-	7:6	Reserved.	
	CSC_Y2R_A22[13:8]	5:0	See description of '327Ch'.	
20h	REG3280	7:0	Default : 0x00	Access: R/W
(3280h)	CSC_Y2R_A23[7:0]	7:0		
20h	REG3281	7:0	Default: 0x00	Access: R/W
(3281h)	-	7:6	Reserved.	
	CSC_Y2R_A23[13:8]	5:0	See description of '3280h'.	
21h	REG3284	7:0	Default: 0x00	Access : R/W
(3284h)	CSC_Y2R_A31[7:0]	7:0		
21h	REG3285	7:0	Default : 0x00	Access : R/W
(3285h)	- 0	7:6	Reserved.	
	CSC_Y2R_A31[13:8]	5:0	See description of '3284h'.	
22h	REG3288	7:0	Default : 0x00	Access : R/W
(3288h)	CSC_Y2R_A32[7:0]	7:0		
22h	REG3289	7:0	Default : 0x00	Access : R/W
(3289h)	N AG	7:6	Reserved.	
	CSC_Y2R_A32[13:8]	5:0	See description of '3288h'.	
23h	REG328C	7:0	Default : 0x00	Access : R/W
(328Ch)	CSC_Y2R_A33[7:0]	7:0		
23h	REG328D	7:0	Default : 0x00	Access : R/W
(328Dh)	-	7:6	Reserved.	
	CSC_Y2R_A33[13:8]	5:0	See description of '328Ch'.	
28h	REG32A0	7:0	Default : 0x00	Access : R/W
(32A0h)	DUMMY_30[7:0]	7:0		
28h	REG32A1	7:0	Default : 0x00	Access : R/W



Doc. No.: 2011010027 DISP Register (Bank = 19)					
DISP Kegi	Ster (Dank = 19)				
Index (Absolute)	Mnemonic	Bit	Description		
(32A1h)	DUMMY_30[15:8]	7:0	See description of '32A0h'.		
30h	REG32C0	7:0	Default : 0x00	Access : RO	
(32C0h)	-	7:1	Reserved.		
	STATUS_LB_NOT_ENOUGH	0			
37h	REG32DC	7:0	Default : 0x00	Access : RO	
(32DCh)	-	7:2	Reserved.		
	BIST_FAIL_DISP[1:0]	1:0			
68h	REG33A0	7:0	Default : 0x19	Access : R/W	
(33A0h)	VIP_3D_DITHER_EN	7	3d dither enable.		
	-	6	Reserved.		
	VIP_3D_DITHER_MONO_EN	5	3d dither monochrome mode enable.		
	VIP_3D_DITHER_LSB_EN	4	3d dither LSB dither enable.		
	VIP_3D_DITHER_LSB_SEL[1:0]	3:2	3d dither LSB dither table sele	ect.	
	VIP_3D_DITHER_MSB_SEL [1:0]	1:0	3d dither MSB dither table sel	ect.	
68h	REG33A1	7:0	Default: 0x00	Access : R/W	
(33A1h)	- % O X	7	Reserved.		
	VIP_3D_DITHER_VCLR_EN	6	3d dither vertical dither enable.		
	VIP_3D_DITHER_VCLR_NO	5:4	3d dither vertical dither table	number.	
	[1:0]	? >			
	VIP_3D_DITHER_LSB_VCLR_E	3	3d dither LSB vertical dither e	nable.	
	N				
X O	VIP_3D_DITHER_10_MOD_EN	2	3d dither 10 modes detect en		
6	VIP_3D_DITHER_LSB_VCLR_N O[1:0]	1:0	3d dither LSB vertical dither to	able number.	
69h	REG33A4	7:0	Default : 0x99	Access : R/W	
(33A4h)	VIP_3D_DITHER_MSB_R_MAS	7:6	3d dither MSB R channel mas	-	
1	K[1:0]	7.0	Sa didici Piso K didilile Illasi	N.	
	VIP_3D_DITHER_MSB_B_MASK [1:0]	5:4	3d dither MSB B channel mask	k.	
	VIP_3D_DITHER_LSB_R_MASK [1:0]	3:2	3d dither LSB R channel mask	ζ.	
	VIP_3D_DITHER_LSB_B_MASK [1:0]	1:0	3d dither LSB B channel mask	<u>.</u>	

Doc. No.: 2011010027 - 176 - 1/5/2011



DISP Regi	one			
Index (Absolute)	Mnemonic	Bit	Description	
69h	REG33A5	7:0	Default : 0x27	Access : R/W
(33A5h)	VIP_3D_DITHER_H_DITHER_T ABLE0[7:0]	7:0	3d dither Horizontal dither tab	ole0.
7Ah	REG33E8	7:0	Default : 0x8D	Access : R/W
(33E8h)	VIP_3D_DITHER_H_DITHER_T ABLE1[7:0]	7:0	3d dither Horizontal dither tab	ole1.
7Ah	REG33E9	7:0	Default : 0x63	Access : R/W
(33E9h)	VIP_3D_DITHER_H_DITHER_T ABLE2[7:0]	7:0	3d dither Horizontal dither tab	ole2.
7Bh	REG33EC	7:0	Default : 0x9C	Access: R/W
(33ECh)	VIP_3D_DITHER_H_DITHER_T ABLE3[7:0]	7:0	3d dither Horizontal dither table3.	
7Bh	REG33ED	7:0	Default: 0x4E	Access: R/W
(33EDh)	VIP_3D_DITHER_V_DITHER_T ABLE0[7:0]	7:0	3d dither Vertical dither table0.	
7Ch	REG33F0	7:0	Default: 0x4B	Access: R/W
(33F0h)	VIP_3D_DITHER_V_DITHER_T ABLE1[7:0]	7:0	3d dither Vertical dither table	1.
7Ch	REG33F1	7:0	Default : 0x93	Access : R/W
(33F1h)	VIP_3D_DITHER_V_DITHER_T ABLE2[7:0]	7:0	3d dither Vertical dither table:	2.
7Dh	REG33F4	7:0	Default : 0x39	Access : R/W
(33F4h)	VIP_3D_DITHER_V_DITHER_T ABLE3[7:0]	7:0	3d dither Vertical dither table:	3.
7Dh	REG33F5	7:0	Default : 0x0C	Access : R/W
(33F5h)	VIP_3D_DITHER_DEBUG[7:0]	7:0	3d dither Debug Use.	1
7Eh	REG33F8	7:0	Default : 0x00	Access : R/W
(33F8h)	- & -	7:2	Reserved.	
•	VIP_3D_DITHER_OUT_FMT [1:0]	1:0	3d dither output format. 2'b00 bypass mode. 2'b01 565 mode. 2'b10 666 mode. 2'b11 bypass mode.	

DISP_LPLL Register (Bank = 1A)

DISP_LPLL Register (Bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	
02h	REG3408	7:0	Default : 0x01	Access : R/W
(3408h)	-	7:2	Reserved.	~ •
	IP_NON_STABLE	1	IP non stable.	
	IP_NO_SIGNAL	0	IP no signal.	
05h	REG3414	7:0	Default : 0x22	Access: R/W
(3414h)	PRD_LOCK_THRESH[3:0]	7:4	Prd lock threshes.	
	PRD_STABLE_THRESH[3:0]	3:0	Clock stable thresh.	
05h	REG3415	7:0	Default : 0x02	Access : R/W
(3415h)	PHASE_LOCK_THRESH[7:0]	7:0	Phase lock threshes.	
06h	REG3418	7:0	Default: 0x00	Access : R/W
(3418h)	LIMIT_D5D6D7[7:0]	7:0	Limit for clock freq correcti	on modification.
06h	REG3419	7:0	Default : 0x00	Access : R/W
(3419h)	LIMIT_D5D6D7[15:8]	7:0	See description of '3418h'.	
07h	REG341C	7:0	Default : 0x00	Access : R/W
(341Ch)	LIMIT_D5D6D7[23:16]	7:0	See description of '3418h'.	
08h	REG3420	7:0	Default : 0x00	Access : R/W
(3420h)	LIMIT_D5D6D7_RK[7:0]	7:0	Limit for phase correction r	modification.
08h	REG3421	7:0	Default : 0x00	Access : R/W
(3421h)	LIMIT_D5D6D7_RK[15:8]	7:0	See description of '3420h'.	
09h	REG3424	7:0	Default : 0x00	Access : R/W
(3424h)	LIMIT_D5D6D7_RK[23:16]	7:0	See description of '3420h'.	
0Ah	REG3428	7:0	Default : 0x00	Access : R/W
(3428h)	LIMIT_LPLL_OFFSET[7:0]	7:0	Limit for Ipll phase offset.	
0Ah	REG3429	7:0	Default : 0x00	Access : R/W
(3429h)	LIMIT_LPLL_OFFSET[15:8]	7:0	See description of '3428h'.	,
0Bh	REG342C	7:0	Default : 0x10	Access : R/W
(342Ch)	P_GAIN_PRD[3:0]	7:4	P_gain for prd_lock, gain se	etting is same as i_gain_prd.



DISP_LPI	LL Register (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
	I_GAIN_PRD[3:0]	3:0	I_gain for prd lock. 0: >> 5. 1: >> 4. 2: >> 3. 3: >> 2. 4: >> 1. 5: Same. 6: << 1. 7: << 2. 8: << 3. 9: << 4. 10: << 5. 11: << 6. 12: << 7. 13: << 8. 14: << 9. 15: << 10.	· · · · · · · · · · · · · · · · · · ·
0Bh	REG342D	7:0	Default : 0x10	Access : R/W
(342Dh)	P_GAIN_PHASE[3:0] I_GAIN_PHASE[3:0]	7:4	P_gain for phase lock, gain setting is same as i_gain_prd. I_gain for phase lock, game setting is same as	
0Ch	REG3430	7:0	i_gain_prd. Default: 0x00	Access : R/W
(3430h)	P_GAIN_PHASE_ZERO	7	Disable p_gain for lock pha	-
	I_GAIN_PHASE_ZERO	6	Disable i_gain for lock pha	se.
~0	P_GAIN_PRD_ZERO	5	Disable p_gain for lock prd	
6	I_GAIN_PRD_ZERO	4	Disable i_gain for lock prd.	
	FRAME_LPLL_EN	3	Frame Ipll enable.	
	-	2	Reserved.	
80	FPLL_MODE[1:0]	1:0		
0Ch	REG3431	7:0	00: Lock phase mode. Default: 0x00	Access : R/W
(3431h)	OVS_FRAME_DIV[3:0]	7:4	Output fame div for frame	-
,	IVS_FRAME_DIV[3:0]	3:0	Input frame div for frame	•
0Dh	REG3434	7:0	Default : 0x00	Access : R/W
	· · =	1 / 10		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,



Semiconductor					
DISP_LPLL Register (Bank = 1A)					
Index (Absolute)	Mnemonic	Bit	Description		
	EN_2_LIMIT	4	Enable 2 limits. S.W. Force phase close done. S.W. Force phase reduce done. S.W. Force prd lock done.		
	FORCE_PHASE_CLOSE_DONE	3			
	FORCE_PHASE_REDUCE_DONE	2			
	FORCE_PRD_LOCK_DONE	1			
	FORCE_PRD_STABLE	0	S.W. Force prd stable check ok.		
0Dh (3435h)	REG3435	7:0	Default : 0x03	Access : R/W	
	-	7:4	Reserved.	<u> </u>	
	SSC_EN	3	SSC mode enable.		
	PRD_SEL_ORI_VS	2	Select ori ovs as lock prd referene.		
	NON_STABLE_EN	1	Frame pll disable when non_stable flag high.		
	NO_SIGNAL_EN	0	Frame pll disable when no_signal flag high.		
0Fh (343Ch)	REG343C	7:0	Default: 0x44	Access : R/W	
	LPLL_SET[7:0]	7:0	LPLL initial setting value.		
0Fh (343Dh)	REG343D	7:0	Default : 0x55	Access : R/W	
	LPLL_SET[15:8]	7:0	See description of '343Ch'.		
10h (3440h)	REG3440	7:0	Default : 0x24	Access : R/W	
	LPLL_SET[23:16]	7:0	See description of '343Ch'.		
11h (3444h)	REG3444	7:0	Default : 0x00	Access : RO	
	PHASE_DIF[7:0]	7:0	Phase dif value.		
11h (3445h)	REG3445	7:0	Default : 0x00	Access : RO	
	PHASE_DIF[15:8]	7:0	See description of '3444h'.		
12h (3448h)	REG3448	7:0	Default : 0x00	Access : RO	
	-	7:1	Reserved. Ovs leading or lagging related to ivs. 0: Leading. 1: Lagging.		
	PHASE_UP	0			
13h (344Ch)	REG344C	7:0	Default : 0x00	Access : RO	
	PRD_DIF[7:0]	7:0	Reference signal prd difference value.		
13h (344Dh)	REG344D	7:0	Default : 0x00	Access : RO	
	PRD_DIF[15:8]	7:0	See description of '344Ch'.		
14h (3450h)	REG3450	7:0	Default : 0x00	Access : RO	
	-	7:1	Reserved.		



DISP_LP	LL Register (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
	PRD_UP	0	Ovs prd related to ivs prd. 0: Faster. 1: Slower.	*
17h	REG345C	7:0	Default : 0x20	Access : R/W
(345Ch)	LPLL_STEP[7:0]	7:0	Output PLL spread spectru	m step.
17h	REG345D	7:0	Default : 0x00	Access : R/W
(345Dh)	-	7:2	Reserved.	•0*'
	LPLL_STEP[9:8]	1:0	See description of '345Ch'.	
18h	REG3460	7:0	Default : 0x00	Access : R/W
(3460h)	LPLL_SPAN[7:0]	7:0	Output PLL spread spectru	m span.
18h	REG3461	7:0	Default : 0x00	Access: R/W
(3461h)	-	7:6	Reserved.	
	LPLL_SPAN[13:8]	5:0	See description of '3460h'.	Γ
1Fh	REG347C	7:0	Default : 0x80	Access : R/W
(347Ch)	PHASE_CLOSE_THRESH[7:0]	7:0	:0 Phase close done thresh.	
LFh	REG347D	7:0	Default: 0x30	Access: R/W
(347Dh)	REDUCE_DONE_THRESH[3:0]	7:4	Phase reduce done thresh.	
	PHASE_CLOSE_THRESH[11:8]	3:0	See description of '347Ch'.	1
20h	REG3480	7:0	Default : 0x52	Access: R/W
(3480h)	- 60 0, 6	7	Reserved.	
	HIS_CNT_HIGH_THRESH[2:0]	6:4	History counter high thresh	1.
	(.6')	3	Reserved.	
~ ()	HIS_CNT_LOW_THRESH[2:0]	2:0	History counter low thresh	
21h	REG3484	7:0	Default : 0x00	Access : RO
(3484h)	IVS_PRD_VALUE[7:0]	7:0	Ivs prd value.	1
21h	REG3485	7:0	Default : 0x00	Access : RO
(3485h)	IVS_PRD_VALUE[15:8]	7:0	See description of '3484h'.	1
22h	REG3488	7:0	Default : 0x00	Access : RO
(3488h)	IVS_PRD_VALUE[23:16]	7:0	See description of '3484h'.	1
23h	REG348C	7:0	Default : 0x00	Access : RO
(348Ch)	OVS_PRD_VALUE[7:0]	7:0	Ovs prd value.	
23h	REG348D	7:0	Default : 0x00	Access : RO
(348Dh)		1	î .	



DISP LPI	h10027 L L Register (Bank = 1A)			
Index (Absolute)	Mnemonic	Bit	Description	
24h	REG3490	7:0	Default: 0x00	Access : RO
(3490h)	OVS_PRD_VALUE[23:16]	7:0	See description of '348Ch'.	
28h	REG34A0	7:0	Default: 0x00	Access : RO
(34A0h)	LPLL_SET_USING[7:0]	7:0	Lpll_set value for using.	
28h	REG34A1	7:0	Default: 0x00	Access : RO
(34A1h)	LPLL_SET_USING[15:8]	7:0	See description of '34A0h'.	
29h	REG34A4	7:0	Default : 0x00	Access : RO
(34A4h)	LPLL_SET_USING[23:16]	7:0	See description of '34A0h'.	
2Ah	REG34A8	7:0	Default : 0x00	Access : RO
(34A8h)	PHASE_REDUCE_DONE	7	Phase reduce done flag.	
	PRD_LOCK_DONE	6	Prd lock done flag.	
	IVS_PRD_STABLE	5	Idclk stable flag.	
	OVS_PRD_STABLE	4	Odclk stable flag.	
- 3 Reserved.				
	CS_STATE[2:0]	2:0	Frame pll FSM state.	
	. 20		3'h0: free run.	
			3'h1: lock_freq. 3'h2: reduce_phase.	
			3'h3: wait phase_close.	
			3'h4: lock_phase.	
	60.0		others: Reserved.	T
2Ah	REG34A9	7:0	Default : 0x00	Access : RO
(34A9h)	1,5',0	7:1	Reserved.	
X,0	PHASE_LOCK_DONE	0	Phase lock done flag.	1
2Eh	REG34B8	7:0	Default : 0xC3	Access: R/W
(34B8h)	-	7:2	Reserved.	
(0)	LPLL_PDREG	1	Lpll reg power down.	
K	LPL_PDBG	0	Lpll bg power down.	I
33h	REG34CC	7:0	Default : 0x00	Access : R/W
(34CCh)	LPLL2_SKEW_DIVIDER_DIV2_SEL	7		
	LPLL2_2CHIP_SYN_EN	6		
	-	5	Reserved.	
	LPLL2_EN_HFLVDS	4	Reset digital circuit in LPLL	
	-	3:0	Reserved.	



DISP_LPLL Register (Bank = 1A) Index Mnemonic Bit **Description** (Absolute) 33h Access: R/W REG34CD 7:0 Default : 0x00 (34CDh) 7:5 Reserved. LPLL2_SCALAR_DIV_SEL[2:0] 4:2 LPLL2_EN_SKEW_DIVIDER 1 0 Reserved. 34h 7:0 Default : 0x00 REG34D0 Access: R/W (34D0h) 7:5 Reserved. LPLL2_SKEW_CLKP_PHASE_SEL[4:0] 4:0 34h 7:0 Default : 0x00 REG34D1 Access: R/W (34D1h) 7:5 Reserved. LPLL2_SKEW_CLKM_PHASE_SEL[4:0] 4:0 38h REG34E0 7:0 Default: 0x00 Access: R/W (34E0h) 7:2 Reserved. LPLL_SCALAR_FB_DIV2_EN 1 Reserved. 3Ah REG34E8 7:0 Default: 0x0C Access: R/W (34E8h) 7:4 Reserved. 3 OEN_FBIN 2 OEN_REFIN 1:0 Reserved. 3Fh 7:0 Default : 0x00 REG34FC Access: R/W (34FCh) 7:1 Reserved. LPLL_RESET Lpll software reset, high active. 7:0 Default : 0x00 40h **REG3500** Access: RO (3500h) 7:6 Reserved. LPLL_LOCK 5 PLL Lock status, 1=Lock. LPLL_HIGH_FLAG VCO Vring too high flag. 1=too high. 3:0 Reserved. 7:0 Default : 0x61 40h **REG3501** Access: R/W (3501h) 7 Reserved.

Access: R/W

Access: R/W

Access: R/W



42h

43h

44h

(350Ch)

(3509h)

REG3509

LPLL_KN[1:0]
LPLL_KM[3:0]

REG350C

LPLL_KP[3:0]

REG3510

DISP_LPLL Register (Bank = 1A)					
Mnemonic	Bit	Description			
LPLL_ICTRL[2:0]	6:4	PLL Charge Pump control (000: 1uA, 001: 2uA, 010:4 100: 2uA, 101: 4uA, 110:8	łuA, 011:8uA.		
-	3:2	Reserved.			
LPLL_VCO_OFFSET	1	PLL offset frequency enabl	le, active high.		
LPLL_PD	0	PLL power down, High=Power down.			
REG3504	7:0	Default: 0x1F	Access : R/W		
-	7:5	Reserved.			
LPLL_ANA_RESETP	4				
LPLL_ANA_RESETI	3				
LPLL_ANA_RESETF	2				
LPLL_ANA_RESET	1				
LPLL_ANA_PORST	0				
REG3508	7:0	Default: 0x30	Access : R/W		
LPLL_FBDIV[3:0]	7:4				
LPLL_DDIV[3:0]	3:0				
	Mnemonic LPLL_ICTRL[2:0] - LPLL_VCO_OFFSET LPLL_PD REG3504 - LPLL_ANA_RESETP LPLL_ANA_RESETI LPLL_ANA_RESETF LPLL_ANA_RESETF LPLL_ANA_RESET LPLL_ANA_RESET LPLL_FBDIV[3:0]	Mnemonic Bit LPLL_ICTRL[2:0] 6:4 - 3:2 LPLL_VCO_OFFSET 1 LPLL_PD 0 REG3504 7:0 - 7:5 LPLL_ANA_RESETP 4 LPLL_ANA_RESETI 3 LPLL_ANA_RESETF 2 LPLL_ANA_RESET 1 LPLL_ANA_PORST 0 REG3508 7:0 LPLL_FBDIV[3:0] 7:4	Mnemonic Bit Description LPLL_ICTRL[2:0] 6:4 PLL Charge Pump control of 000: 1uA, 001: 2uA, 010: 2uA, 010: 100: 2uA, 101: 4uA, 110: 8uA, 11		

7:0 Default: 0x03

Reserved.

7:0 Default : 0x05

7:0 Default : 0x00

7:4 Reserved.

				•	
(3510h)	LPLL_TEST[7:0]	7:0	PLL test register.		
44h	REG3511	7:0	Default: 0x00	Access : R/W	
(3511h)	LPLL_TEST[15:8]	7:0	See description of '3510h'.		
7Fh	REG35FC	7:0	Default : 0x00	Access : R/W	
(35FCh)		7:2	Reserved.		
	SW_TRIG_DB_LOAD	1	Trig to load double buffer i	register.	
	DB_EN	0	Enable Ipll register double.		

7:6

5:4

3:0

3:0



AUX Register (Bank = 1B)

AUX F	Register (Bank = 1B)			
Index	Mnemonic	Bit	Description	
00h	ADC_CONFIG	15:0	Default : 16'h0000	Access : R/W
	EN_PEN_INTERRUPT	15	Enable Touch Screen's pen interr 0: Enable. 1: Disable (default).	upt.
	EN_TOUCH_SCREEN	14	Enable Touch screen. 0: No ADC conversion for touch swritten in the job list (default). 1: Enable touch screen jobs if the	4O*'
AUXADC3_VOL 13:12 AUXADC3 voltage. 00: 1.2V. 01: 1.5V. 10: 2.0V. 11: 2.5V.				
	AUXADC2_VOL	11:10 AUXADC2 voltage. 00: 1.2V. 01: 1.5V. 10: 2.0V. 11: 2.5V.		
	AUXADC1_VOL	9:8	AUXADC1 voltage. 00: 1.2V. 01: 1.5V. 10: 2.0V. 11: 2.5V.	
Š	AUXADC0_VOL	7:6	AUXADC0 voltage. 00: 1.2V. 01: 1.5V. 10: 2.0V. 11: 2.5V.	
٥.0	AUX_ADC_PD	5	0: Power down Aux ADC. 1: Power up Aux ADC.	
	TOUCHSCREEN_INT_DELAY_ ENABLE	4	Enable bit for Touch Screen inter 1: Wait for inter delay after touch 0: Do not wait for inter delay after conversion.	screen channel conversion.
	CTN_INT_DELAY_ENABLE	3	Enable bit for CTN inter delay. 1: Wait for inter delay after CNT or not wait for inter delay after delay.	



	Register (Bank = 1B)		
Index	Mnemonic	Bit	Description
	NORMAL_DELAY_ENABLE	2	Inter delay of normal channel enable, active high.
	ADCSTARTEN	1	Enable bit for ADCSTART bit. 1: Start conversion on ADCSTART bit setting. 0: Start conversion immediately.
	ADCSTART	0	Start bit for ADC conversion sequence. 1: Start a conversion sequence. 0: No conversion.
02h	ADCTEST	15:0	Default: 16'h0000 Access: R/W
	AUX_TEST	15:12	[0]: SADC_REF_OP switch select. 0: Switch positive. 1: Switch negative. [2:1]: SADC_REF_IBIAS current select. 00: 5uA. 01: 4uA. 10: 7uA. 11: 6uA. [3]: Reserved.
	FREE_RUN_REF2_SEL	11:10	AUX_ADC_REFN: Auxiliary ADC negative reference voltage in FREERUN mode. 00: ADC reference ground (default). 01: AUXADC2 (XN in touch screen application). 10: AUXADC3 (YN in touch screen application). 11: Reserved.
S	FREE_RUN_REF1_SEL	9:7	AUX_ADC_REFP: Auxiliary ADC positive reference voltage in FREERUN mode. 000: 1.2V. 001: 1.5V. 010: 1.714V. 011: 2.0V. 100: 2.4V. 101: 3.2V (VABB) (default). 110: XP (pulled up X panel positive voltage, this is to calibrate out switch resistance). 111: YP (pulled up Y panel positive voltage, this is to calibrate out switch resistance).
	FREE_RUN_MUX_SEL	6:4	AD_MUX_SEL: Auxiliary ADC input select in FREERUN mode. 000: AUXADC0 input pin. 001: AUXADC1 input pin. 010: AUXADC2 input pin. 011: AUXADC3 input pin.



	011010027 Register (Bank = 1B)			
Index	Mnemonic	Bit	Description	
			100: PM channel, see PM_MUX_S 101: PA temperature. Others: Reserved.	SEL bits.
	FREE_RUN_PM_MUX_SEL	3:1	PM_MUX_SEL: Select which PM confective in FREERUN test mode. 000: Zero input. 001: Battery voltage, measured voltage, me	voltage is VBAT*1.8/4.2. I voltage is T current. rce current. current. e current.
	FREE_RUN_TEST	0	ADC_FREERUN_TEST: 0: One shot mode selected (default). 1: Enable ADC freerun test.	
04h	ADC_TIMING_CFG1	15:0	Default : 16'h0000	Access : R/W
	AD_CONV_DELAY AD_CONV_INTER	7:0	ctnadconvdelay: ADC conversion conversion conversion conversion conversion ctnade conversion conver	measurement with CTN.32K AY*CLK_32K.
06h	ADC TIMING CFG2	15:0	Default : 12'h0000	Access : R/W
	3 6 1	15:12	Reserved.	•
S	PAL_CFG	11:10	AUXADC PAL channel REF configu 00: 1.2. 01: 1.5. 10: 2.0. 11: VAUX2.5V.	uration.
N.	REPEAT_CFG	9:8	Repeat times for ADC_JOBS, the 00: 1. 01: 32. 10: 64. 11: 128.	result is the average.
	NORMAL_DELAY	7:0	Normal pre delay for ADC jobs ex BATTEMP/BATTYPE, 32K domain	•



	011010027 Register (Bank = 1B)					
Index	Mnemonic	Bit	Description			
08h	ADC_TIMING_CFG_ADC_ JOB_LIST	15:0	Default : 16'h0000	Access : R/W		
	-	15	Reserved.			
	ADCJOB0	14:10	ADCJOB0: First ADC JOB channel 00000: No channel selected. 00001: Battery Voltage. 00010: Charge Current. 00011: VCS_SENSE. 00100: Battery temperature (CTN 00101: Battery type. 00110: Charge Voltage sense. 00111: AUXADCO. 01000: AUXADC1. 01001: AUXADC2. 01010: AUXADC3. 01011: Touch Screen's X resistant 01101: Touch Screen's Y resistant 01101: Touch Screen's Y location 01110: Touch Screen's Z1 location 01111: Touch Screen's Z2 location 10001: PA_TMP job.	channel). ce. ce		
	TOUCH_SCREEN_DELAY	9:0	TOUCHSCREENDELAY: ADC pre d screen channel, AUX_CLK domain	, -		
0Ah	ADC_JOB_LIST	15:0	Default : 16'h0000	Access : R/W		
	- C	15	Reserved.			
X	ADCJOB3	14:10	ADCJOB3: Fourth ADC JOB chann Same channel mapping as ADCJO			
5	ADCJOB2	9:5	ADCJOB2: Third ADC JOB channe Same channel mapping as ADCJO			
40	ADCJOB1	4:0	ADCJOB1: Second ADC JOB channel selection. Same channel mapping as ADCJOB0.			
0Ch	ADCRES0	15:0	Default :	Access : RO		
	- >	15:10	Reserved.			
	RESULTO_REG	9:0	Result register for ADC job0.			
0Eh	ADCRES1	15:0	Default :	Access : RO		
	-	15:10	Reserved.			
	RESULT1_REG	9:0	Result register for ADC job1.			



AUX F	Register (Bank = 1B)				
Index	Mnemonic	Bit	Description		
10h	ADCRES2	15:0	Default :	Access : RO	
	-	15:10	Reserved.		
	RESULT2_REG	9:0	Result register for ADC job2.		
12h	ADCRES3	15:0	Default :	Access : RO	
	-	15:10	Reserved.		
	RESULT3_REG	9:0	Result register for ADC job3.		
14h	CYCLE_CONTROL	15:0	Default: 7'h0	Access : R/W	
	-	15:7	Reserved.	70	
	PD_TSI	6	Touch screen power down. 0: Power down TS. 1: Power up TS.		
	TSI_IS	5	Touch screen current select. 0: 1.56mA (default). 1: 1.17mA.		
	AUX_CLK_SEL	4:3	AUX clock frequency. 00: 100k. 01: 200k. 10: 400k. 11: 2.6M.		
	ONE_SHOT_CYCLE	2:0	Each one shot pulse will keep (ONE_SHOT_CYCLE +1) AUX_CLKS.		
16h	TS_REFSEL1	15:0	Default : 15'h5299	Access : R/W	
	. U 6	15	Reserved.		
S	TS_X_RES_REF	14:10	Touch screen's X resistance {RE [14:12]: AUX ADC positive refer 000: 1.2V. 001: 1.5V. 010: 1.714V. 011: 2.0V. 100: 2.4V. 101: 2.5V (VAUX) (default). 110: XP (pulled up X panel posit out switch resistance). 111: YP (pulled up Y panel posit out switch resistance). [11:10]: AUX ADC negative refer 00: Ground (default). 01: XN (pulled down X panel vo	rence voltage level. ive voltage, this is to calibrate ive voltage, this is to calibrate erence voltage level.	



Index	Mnemonic	Bit	Description
Index	Pinemonic	Bit	switch resistance). 10: YN (pulled down Y panel voltage, this is to calibrate out switch resistance). 11: Reserved.
	TS_Y_RES_REF	9:5	Touch screen's Y resistance {REF1_SEL, REF2_SEL}.
	TS_X_LOC_REF	4:0	Touch screen's X location {REF1_SEL, REF2_SEL}.
18h	TS_REFSEL2	15:0	Default : 15'h7bbd Access : R/W
	-	15	Reserved.
	TS_Y_LOC_REF	14:10	Touch screen's Y location {REF1_SEL, REF2_SEL}.
	TS_Z1_LOC_REF	9:5	Touch screen's Z1 resistance {REF1_SEL, REF2_SEL}.
	TS_Z2_LOC_REF	4:0	Touch screen's Z2 resistance {REF1_SEL, REF2_SEL}.
1Ah	FREERUN_TST	15:0	Default: 16'h01f9 Access: R/W
	-	15:9	Reserved.
			00: Touch screen X panel pulled low. 01: Touch screen Y panel pulled low. 10: PM ground. 11: AUX ADC ground.
5	FREE_RUN_CFG	6:0	 [6]: ENZXP: X panel pull up driver. 0: Enable. 1: Disable (default). [5]: ENZXR: X panel source current. 0: Enable. 1: Disable (default). [4]: ENZYP: Y panel pull up driver. 0: Enable. 1: Disable (default). [3]: ENZYR: Y panel source current. 0: Enable. 1: Disable (default). [2]: ENXN: X panel pull down driver. 0: Enable. 1: Disable (default). [1]: ENYN: Y panel pull down driver. 0: Enable. 1: Disable (default). [0]: ENZPOINT: pen detect driver. 0: Enable.



	Register (Bank = 1B)					
Index	Mnemonic	Bit	Description			
1Ch	INT_CLEAR	15:0	Default : 2'h0	Access : WO		
	-	15:2	Reserved.			
	INT_CLEAR_KEY0	1	Clear interrupt of the Key0 (W another arbitrary APB write).	rite only; Self-cleared until		
	INT_CLEAR_ADCDONE	1	Clear interrupt of the ADC done (Write only; Self-cleared untanother arbitrary APB write).			
	INT_CLEAR_PENDET	0	Clear interrupt of the pen dete until another arbitrary APB wri			
1Eh	INT_MASK	15:0	Default : 2'h3	Access : R/W		
	-	15:2	Reserved.			
	INT_MASK_KEY0	1	Mask of the Key0 (High stands stands for disabling).	Mask of the Key0 (High stands for enabling interrupt; Low stands for disabling).		
	INT_MASK_ADCDONE	1	Mask of the ADC done (High stands for enabling interrupt; Low stands for disabling).			
	INT_MASK_PENDET	0	Mask of the pen detection (High stands for enabling interrup Low stands for disabling).			
20h	INT_FORCE	15:0	Default : 2'h0	Access : R/W		
	-	15:2	Reserved.			
	INT_FORCE_ KEY0	1	Forcing of the Key0 (High stands for disabling).	ds for enabling interrupt; Low		
	INT_FORCE_ADCDONE	1	Forcing of the ADC done (High Low stands for disabling).	stands for enabling interrupt;		
	INT_FORCE_PENDET	0	Forcing of the pen detection (I			
22h	INT_SOURCE	15:0	Default :	Access : RO		
	-	15:2	Reserved.			
	INT_SOURCE_KEY0	1	Read the level int.			
	INT_SOURCE_ADCDONE	1	Read the level int.			
	INT_SOURCE_PENDET	0	Read the level int.			
24h	INT_SENSE	15:0	Default :	Access : RO		
	-	15:2	Reserved.			
	INT_SENSE_KEY0	1	Read the edge int.			
	INT_SENSE_ADCDONE	1	Read the edge int.			
	INT_SENSE_PENDET	0	Read the edge int.			
26h	GPIO_IN	15:0	Default :	Access : RO		



2	Nο	201	10	1100	127	

Index	Mnemonic	Bit	Description	
	-	15:4	Reserved.	
	GPIO_IN	3:0	Read the GPIO input.	
3Ch	SW_RESET	15:0	Default :	Access : WO
	-	15:3	Reserved.	
	SW_RESET_ATOP	2	Reset AUX_ATOP.	
	-	1	Reserved.	
	SW_RESET_AUX	0	Reset aux digital part.	
3Eh	GPIO_control	15:0	Default: 16'hFF0F	Access : RW
	GPIO_OEN	3:0	GPIO Output enable	
	GPIO_O	7:4	GPIO Output value	
	PGE	11:8	PMOS gate enable:	
			1: push-pull GPIO (for gen	eral case)
			0: open-drain GPIO.	
	AIE	15:12	Keypad [3:0] analog input	to SARADC enable, high active



CPUIF Register (Bank = 1B)

CPUIF Re	egister (Bank = 1B)			
Index (Absolute)	Mnemonic	Bit	Description	
60h	REG3780	7:0	Default : 0x01	Access : R/W
(3780h)	-	7:1	Reserved.	40
	I80_CSN	0	Chip select. 0: Enable. 1: Disable.	
60h	REG3781	7:0	Default : 0x00	Access: R/W
(3781h)	I80_B_OEN[7:0]	7:0	PAD_B OEN. 0: Output enable. 1: Disable.	
61h	REG3784	7:0	Default : 0x00	Access : R/W
(3784h)	-	7:4	Reserved.	
	IMAGE_PHASE_AUTO_OFF	3	Write one frame only.	
	VSYNC_DONT_CARE	2	Don't care sync data with ex	xternal signal.
	IMAGE_PHASE	1	Image/command phase. 0: Command phase. 1: Image phase.	
	I80_DCN	0	Data/index select. 0: Index. 1: Data.	
61h	REG3785	7:0	Default : 0x00	Access : R/W
(3785h)	I80_G_OEN[7:0]	7:0	PAD_G OEN. 0: Output enable. 1: Disable.	
62h	REG3788	7:0	Default : 0x02	Access : R/W
(3788h)	-7'	7:3	Reserved.	
60	M68_EN_INV	2	Invert enable pulse for m68 0: Normal for i80 mode. 1: Inverse for m68 mode.	mode.
	M68_RW_OPT	1	I80 system: set level high. 0: Forbidden. 1: Select i80 configuration. M68 system: read/ write option. 0: M68 write. 1: M68 read.	
	I80_RW_OPT	0	I80 system: read / write opt	tion.



CPUIF Re	egister (Bank = 1B)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: I80 write. 1: I80 read. M68 system: m68 configuration. 1: Select m68 configuration.	K.C.
62h	REG3789	7:0	Default : 0x00	Access : R/W
(3789h)	I80_R_OEN[7:0]	7:0	PAD_R OEN. 0: Output enable. 1: Disable.	Co.,
63h	REG378C	7:0	Default : 0x00	Access : R/W
(378Ch)	-	7:3	Reserved.	
	LCD_BUS_FM[2:0]	2:0	Lcd bus format. RGB666 <18 bits per pixel> 0 = transfer 18-bit data / cyc 1 = transfer 9-bit data / cyc 2 = transfer 6-bit data / cyc RGB565 <16 bits per pixel> 3 = transfer 16-bit data / cyc 4 = transfer 8-bit data / cyc RGB888 <24 bits per pixel> 5 = transfer 24-bit data / cyc 6 = transfer 8-bit data / cyc	cle. le. le. cle. le.
64h	REG3790	7:0	Default : 0x00	Access : R/W
(3790h)	COMMAND[7:0]	7:0	COMMAND to panel.	
64h	REG3791	7:0	Default : 0x00	Access : R/W
(3791h)	COMMAND[15:8]	7:0	See description of '3790h'.	
65h	REG3794	7:0	Default : 0x00	Access : R/W
(3794h)	COMMAND[23:16]	7:0	See description of '3790h'.	
66h	REG3798	7:0	Default : 0x00	Access : R/W
(3 79 8h)	DISP_WIDTH[7:0]	7:0	Display width.	
66h	REG3799	7:0	Default : 0x00	Access: R/W
(3799h)	Y	7:3	Reserved.	
	DISP_WIDTH[10:8]	2:0	See description of '3798h'.	
67h	REG379C	7:0	Default : 0x00	Access : R/W
(379Ch)	DISP_HEIGHT[7:0]	7:0	Display height.	
67h	REG379D	7:0	Default: 0x00	Access : R/W



CPUIF Re	egister (Bank = 1B)			
Index (Absolute)	Mnemonic	Bit	Description	
(379Dh)	-	7:3	Reserved.	
	DISP_HEIGHT[10:8]	2:0	See description of '379Ch'.	•
68h	REG37A0	7:0	Default : 0x00	Access : R/W
(37A0h)	-	7:5	Reserved.	
	PATGEN_ON	4	Auto pattern gen switch.	
	PAT_TYPE[3:0]	3:0	Auto pattern gen type.	- 🐧
69h	REG37A4	7:0	Default : 0x00	Access : R/W
(37A4h)	-	7:2	Reserved.	
	VSYNC_POL	1	Vsyn polarity.	
	EXT_TRIG	0	External trigger select. 0: Internal trigger. 1: External trigger.	
6Ah	REG37A8	7:0	Default : 0x00	Access : R/W
(37A8h)	-	7:1	Reserved.	
	INIT_TRIG	0	Initial trigger.	
6Bh	REG37AC	7:0	Default : 0x24	Access : R/W
(37ACh)	- 40	7	Reserved.	
	LCD_HB_1ST	6	Convey high byte data first.	
	LCD_C2[1:0]	5:4	C2 color representation. 0: R. 1: G. 2: B. 3: Res	erved
	LCD_C1[1:0]	3:2	C1 color representation.	Ci vedi.
		3.2	0: R. 1: G. 2: B. 3: Reserved.	
~0	LCD_C0[1:0]	1:0	C0 color representation. 0: R. 1: G. 2: B. 3: Res	erved
6Ch	REG37B0	7:0	Default : 0x00	Access : RO
(37B0h)		 		
(01 = 011)	1PEL HCNT17:01	7:0	Horizontal pixel count.	
	PEL_HCNT[7:0] REG37B1	7:0 7:0	Horizontal pixel count. Default: 0x00	Access : RO
6Ch (37B1h)	REG37B1	7:0	Default : 0x00	Access : RO
6Ch	REG37B1	7:0 7:3	Default: 0x00 Reserved.	Access : RO
6Ch	REG37B1 - PEL_HCNT[10:8]	7:0 7:3 2:0	Default: 0x00 Reserved. See description of '37B0h'.	T
6Ch (37B1h)	REG37B1	7:0 7:3	Default: 0x00 Reserved. See description of '37B0h'. Default: 0x00	Access : RO Access : RO
6Ch (37B1h) 6Dh	REG37B1 - PEL_HCNT[10:8] REG37B4	7:0 7:3 2:0 7:0	Default: 0x00 Reserved. See description of '37B0h'.	T
6Ch (37B1h) 6Dh (37B4h)	REG37B1 - PEL_HCNT[10:8] REG37B4 PEL_VCNT[7:0]	7:0 7:3 2:0 7:0 7:0	Default: 0x00 Reserved. See description of '37B0h'. Default: 0x00 Vertical pixel count.	Access : RO



Index (Absolute)	Mnemonic	Bit	Description	
6Eh	REG37B8	7:0	Default : 0x00	Access : RO
(37B8h)	8068_RD[7:0]	7:0	I80/m68 read data.	
6Eh	REG37B9	7:0	Default : 0x00	Access : RO
(37B9h)	8068_RD[15:8]	7:0	See description of '37B8h'.	
6Fh	REG37BC	7:0	Default : 0x00	Access : RO
(37BCh)	8068_RD[23:16]	7:0	See description of '37B8h'.	
7Fh	REG37FC	7:0	Default : 0x00	Access: RO
(37FCh)	-	7:2	Reserved.	
	CMD_DONE_STATUS	1	CMD done status.	
	DMA_STATUS	0	DMA status.	
7Fh	REG37FD	7:0	Default : 0x00	Access: R/W
(37FDh)	STATUS_CLR	7	Status clear.	
	-	6:0	Reserved.	

Doc. No.: 2011010027 - 196 - 1/5/2011

SC0 Register (Bank = 1C)

SC0 Regi	ster (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
02h	REG3808	7:0	Default : 0x00	Access : R/W
(3808h)	-	7:6	Reserved.	40
	SC_WM_SEL[1:0]	5:4	SC ipw data path mux: 2'd0: bt656 -> ipw. 2'd1: cpu interface -> ipw. 2'd2: hvsp -> ipw. 2'd3: hvsp (background) -> i	ipw.
	-	3:1	Reserved.	
	SC_DM_SEL	0	SC display data path mux: 1'b0: hvsp -> display. 1'b1: ipm2 -> display.	
02h	REG3809	7:0	Default : 0x00	Access : R/W
(3809h)	BT_VS_INV	7	Bt656 decoder vsync inv.	
	BT_HS_INV	6	Bt656 decoder hsync inv.	
	BT_VS_SEL[1:0]	5:4	 Vsync is sync to hsync dely 1 line Vsync is sync to hsync dely 2 lines Vsync is sync to hsync dely 0 line Vsync is decoded by bt656 decoder. 	
	-	3:0	Reserved.	
06h	REG3818	7:0	Default : 0x3F	Access: R/W
(3818h)	- 0	7:6	Reserved.	
	SC_CIF_GATE_EN	5	SC cpuif odclk gate enable.	
* 0	SC_TC_GATE_EN	4	SC tcon odclk gate enable.	
6	SC_VIP_GATE_EN	3	SC vip fclk gate enable.	
	SC_IPM2_GATE_EN	2	SC ipm2 gate enable.	
	SC_IPM_GATE_EN	1	SC ipm gate enable.	
KU	SC_IPW_GATE_EN	0	SC ipw gate enable.	
07h	REG381C	7:0	Default : 0x00	Access: R/W
(381Ch)		7:5	Reserved.	
	SC_FIODCLK_SW_RST	4	SC fiodclk software reset.	
	SC_IDCLK_SW_RST	3	SC idclk software reset.	
	SC_FCLK_SW_RST	2	SC fclk software reset.	
	SC_MCLK_SW_RST	1	SC mclk software reset.	



SCO Regi	ster (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
	SC_ODCLK_SW_RST	0	SC odclk software reset.	
0Fh	REG383C	7:0	Default : 0x00	Access : RO
(383Ch)	-	7:2	Reserved.	
	BT_DET_STATUS1	1	Bt656 mode detection status	1.
	BT_DET_STATUS0	0	Bt656 mode detection status	0.
10h	REG3840	7:0	Default : 0x00	Access : R/W
(3840h)	-	7:4	Reserved.	~ O '
	SC_INT_CLR[3:0]	3:0	Read: SC IRQ status. Write: SC IRQ clear.	O
10h	REG3841	7:0	Default : 0x0F	Access : R/W
(3841h)	-	7:4	Reserved.	
	SC_INT_MASK[3:0]	3:0	SC IRQ mask.	
11h	REG3844	7:0	Default: 0x00	Access : R/W
(3844h) ₂	-	7:4	Reserved.	
	SC_INT_FORCE[3:0]	3:0	SC IRQ force.	
12h	REG3848	7:0	Default : 0x00	Access : R/W
(3848h)	-	7:3	Reserved.	
	IPM_INT_CLR[2:0]	2:0	Read: IPM IRQ status. Write: IPM IRQ clear.	
12h	REG3849	7:0	Default : 0x07	Access : R/W
(3849h)	- 0	7:3	Reserved.	
	IPM_INT_MASK[2:0]	2:0	IPM IRQ mask.	
13h	REG384C	7:0	Default : 0x00	Access : R/W
(384Ch)		7:3	Reserved.	
	IPM_INT_FORCE[2:0]	2:0	IPM IRQ force.	
14h	REG3850	7:0	Default : 0x00	Access : R/W
(3850h)	- *	7:2	Reserved.	
	CIF_INT_CLR[1:0]	1:0	Read: CPU interface IRQ stat Write: CPU interface IRQ clea	
14h	REG3851	7:0	Default: 0x03	Access : R/W
(3851h)	-	7:2	Reserved.	
	CIF_INT_MASK[1:0]	1:0	CPU interface IRQ status.	
15h	REG3854	7:0	Default : 0x00	Access : R/W



Doc. No : 20110	Doc. No.: 2011010027						
SC0 Regi	SC0 Register (Bank = 1C)						
Index (Absolute)	Mnemonic	Bit	Description				
(3854h)	-	7:2	Reserved.				
	CIF_INT_FORCE[1:0]	1:0	CPU interface in.				
3Eh ~ 3Eh	-	7:0	Default : -	Access : -			
(38F8h ~ 38FDh)	-	1	Reserved.				

Metal Methal Jeech Noto 1988

Doc. No.: 2011010027 - 199 - 1/5/2011

CHIPTOP Register (Bank = 1E)

	Register (Bank = 1E)			
			<u> </u>	
Index (Absolute)	Mnemonic	Bit	Description	
05h	REG3C14	7:0	Default : 0x00	Access : R/W
(3C14h)	EFUSE_PASSWD0[7:0]	7:0	System configuration overwri	te password.
05h	REG3C15	7:0	Default : 0x00	Access : R/W
(3C15h)	EFUSE_PASSWD1[7:0]	7:0	System configuration overwri	te password.
06h	REG3C18	7:0	Default : 0x00	Access : R/W
(3C18h)	TOP_SW_RST[7:0]	7:0	Global software reset passwo	rd (set h79 for software reset).
07h	REG3C1C	7:0	Default : 0x55	Access : R/W
(3C1Ch)	RESET_CPU0[7:0]	7:0	CPU suicide register (set 829	f for CPU self reset).
07h	REG3C1D	7:0	Default : 0x22	Access : R/W
(3C1Dh)	RESET_CPU0[15:8]	7:0	See description of '3C1Ch'.	
0Bh	REG3C2C	7:0	Default : 0x00	Access : RO
(3C2Ch)	TRAP_STS[7:0]	7:0	Trapping status.	
0Bh (3C2Dh)	REG3C2D	7:0	Default : 0x00	Access : RO
	-	7:4	Reserved.	
	TRAP_STS[11:8]	3:0	See description of '3C2Ch'.	
0Ch	REG3C30	7:0	Default: 0x00	Access : R/W
(3C30h)	TRAP_OV[7:0]	7:0	Trapping option overwrite.	
0Ch	REG3C31	7:0	Default : 0x00	Access : R/W
(3C31h)	- ()	7:4	Reserved.	
	TRAP_OV[11:8]	3:0	See description of '3C30h'.	
ODh 🕡	REG3C34	7:0	Default : 0x00	Access : R/W
(3C34h)	TRAP_OVEN[7:0]	7:0	Trapping option overwrite en	able.
0Dh	REG3C35	7:0	Default : 0x00	Access : R/W
(3C35h)	-	7:4	Reserved.	
(0)	TRAP_OVEN[11:8]	3:0	See description of '3C34h'.	
10h	REG3C40	7:0	Default: 0x00	Access : R/W
(3C40h)	-	7:3	Reserved.	
	MCU_QUICK_RST	2	MCU quick reset.	
	MCU_RESET	1	MCU reset.	
	-	0	Reserved.	
11h	REG3C44	7:0	Default : 0x00	Access : R/W



CHILION	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
(3C44h)	-	7:3	Reserved.	
	CLK_SIGP_NORM_MODE	2	CLK_SIGP_NORM_MODE.	
	-	1	Reserved.	
	SW_MCU_CLK	0	MCU clock select. 0: 24 MHz. 1: CLK_MCU.	
1Ah	REG3C68	7:0	Default : 0x00	Access: R/W
(3C68h)	CKG_FCIE_CKGEN[7:0]	7:0	Control FCIE clock gen, spre	ad clock frequency.
1Ah	REG3C69	7:0	Default : 0x00	Access : R/W
(3C69h)	-	7:3	Reserved.	
	CKG_FCIE_CKGEN[10:8]	2:0	See description of '3C68h'.	
1Bh	REG3C6D	7:0	Default: 0x01	Access: R/W
(3C6Dh)	-	7:6	Reserved.	
	CKG_ODCLK[5:0]	5:0	CLK_ODCLK clock control. [0]: Disable clock (1: Disable [1]: Invert clock. [3:2]: Select clock source. 00: LPLL clock. 01: LPLL clock div 2. 10: LPLL clock div 3. 11: Reserved. [4]: Useless.	e (default)).
1Ch	REG3C70	7:0	Default: 0x61	Access: R/W
(3C70h)	- 1.7	7:6	Reserved.	
Si	CKG_IDCLK[5:0]	5:0	CLK_IDCLK clock control (CCIR clock). [0]: Disable clock (1: Disable (default)). [1]: Invert clock. [5:2]: useless.	
1Dh	REG3C74	7:0	Default : 0x61	Access : R/W
(3C74h)	CKG_FCLK[1:0]	7:6	CLK_FCLK clock control. [0]: Disable clock (1: Disable	e (default)).

Doc. No.: 2011010027 - 201 - 1/5/2011

[1]: Invert clock.

00: 160 MHz.01: 144 MHz.10: 108 MHz.11: 54 MHz.

[3:2]: Select clock source.



Semicol Doc No · 20110	nductor			minary Data Sheet Version 0.1
CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			[5:4]: useless.	
	-	5:0	Reserved.	
1Dh	REG3C75	7:0	Default : 0x18	Access : R/W
(3C75h)	-	7:4	Reserved.	
	CKG_FCLK[5:2]	3:0	See description of '3C74h'.	
1Eh	REG3C79	7:0	Default : 0x00	Access : R/W
(3C79h)	-	7	Reserved.	<u> </u>
	CKG_ARM[4:0]	6:2	CLK_ARM clock control. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: CPUPLL clock. 01: 432 MHz. 10: 216 MHz. 11: 192 MHz. [4]: Useless.	
	CKG_AUX[1:0]	1:0	CLK_AUX clock control (27 M [0]: Disable clock. [1]: Invert clock.	Hz).
22h	REG3C88	7:0	Default : 0x00	Access : R/W
(3C88h)	SW_ARM_CLK	5	ARM clock select. 0: 24 MHz. 1: CLK_ARM.	
	CVC CDC[1:0]	6	Reserved.	l ala ala)
5	CKG_LCDC[1:0]	5:4	CLK_LCDC clock control (LPLI [0]: Disable clock. [1]: Invert clock.	L CIOCK).
40	CKG_RTC[1:0]	3:2	CLK_RTC clock control (32 Kł [0]: Disable clock. [1]: Invert clock.	⊣z).
	CKG_BIST[1:0]	1:0	CLK_BIST clock select. 00: 173 MHz. 01: 108 MHz. 10: 54 MHz. 11: 24 MHz.	
22h	REG3C89	7:0	Default : 0x00	Access : R/W
(3C89h)	-	7:5	Reserved.	



CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
	CKG_MCU[4:0]	4:0	CLK_MCU clock control. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: 173 MHz. 01: 144 MHz. 10: 108 MHz. 11: 86.5 MHz. [4]: Useless.	CO.1
23h	REG3C8C	7:0	Default : 0x00	Access : R/W
(3C8Ch)	-	7:4	Reserved.	
	CKG_XO_GPS[1:0]	3:2	CLK_xo_gps clock setting. [0]: Disable clock. [1]: Invert clock.	
	CKG_HAYDN2[1:0]	1:0	CLK_HAYDN2 clock control [0]: Disable clock. [1]: Invert clock.	(144 MHz).
23h	REG3C8D	7:0	Default : 0x00	Access : R/W
(3C8Dh)	CKG_AFE_GPS[1:0]	7:6	CLK_AFE_GPS clock control [0]: Disable clock. [1]: Invert clock.	(AFE clock).
	CKG_MIU[5:0]	5:0	CLK_MIU clock control (DPL [0]: Disable clock. [1]: Invert clock. [5:2]: useless.	L clock).
24h	REG3C90	7:0	Default : 0x01	Access : R/W
(3C90h)		7:6	Reserved.	
	CKG_JPD[5:0]	5:0	CLK_JPD clock control. [0]: Disable clock (1: Disable)	le (default)).
40			[1]: Invert clock.[3:2]: Select clock source.00: 144 MHz.01: 120 MHz.10: 108 MHz.11: 86.5 MHz.[5:4]: useless.	



CKG_TCK_R2[2:0]

REG3C9C

CKG_R2[2:0]

27h

(3C9Ch)

	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
(3C94h)	CKG_SDIO[1:0]	7:6	CLK_SDIO clock control.	
			[0]: Disable clock.	
			[1]: Invert clock.	
			[4:2]: Select clock source.	X.o.
			000: 300 KHz.	
			001: 5.4 MHz.	
			010: 24 MHz.	
			011: 32 MHz.	
			100: 40 MHz.	
			101: 48 MHz.	411
			110: Spread clock from 216N	/IHZ.
			111: Reserved.	
			[5]: Useless.	
	CKG_FCIE[5:0]	5:0	CLK_FCIE clock control.	
			[0]: Disable clock.	
			[1]: Invert clock. [4:2]: Select clock source.	
			000: 300 KHz.	
			001: 5.4 MHz.	
		10	010: 24 MHz.	
			011: 32 MHz.	
			100: 40 MHz.	
			101: 48 MHz.	
			110: Spread clock from 216N	1Hz.
		5	111: 80 MHz.	
	6		[5]: Useless.	T
25h	REG3C95	7:0	Default : 0x00	Access : R/W
(3C95h)		7:4	Reserved.	
	CKG_SDIO[5:2]	3:0	See description of '3C94h'.	
26h	REG3C98	7:0	Default : 0x40	Access : R/W
(3C98h)	- 💇	7:3	Reserved.	
		7:0	Default : 0x40	Access : R/W

Doc. No.: 2011010027 - 204 - 1/5/2011

2:0

7:0

7:5

CLK_TCK_R2 clock control.

Access: R/W

[0]: Disable clock.[1]: Invert clock.[2]: Don't use.

Default: 0x00

CLK_R2 clock control. [0]: Disable clock.



CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			[1]: Invert clock. [4:2]: Select clock source. 000: CLK_ARM div #. 001: 173 MHz. 010: 144 MHz. 011: 108 MHz. 100: 86.5 MHz. 101: 72 MHz. 110: 60 MHz. 111: 40 MHz.	CO.1
	CKG_MPIF[4:0]	4:0	CLK_MPIF clock control. [0]: Disable clock. [1]: Invert clock. [4:2]: Select clock source. 000: 120 MHz. 001: 108 MHz. 010: 86.5 MHz. 011: 72 MHz. 100: 60 MHz. 101: 40 MHz. 111: 12 MHz.	
27h	REG3C9D	7:0	Default : 0x00	Access : R/W
(3C9Dh)	- ()	7:2	Reserved.	
	CKG_R2[4:3]	1:0	See description of '3C9Ch'.	,
28h	REG3CA0	7:0	Default: 0x01	Access : R/W
(3CA0h)	CKG_FIODCLK[2:0]	7:5	CLK_FIODCLK clock control. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: CLK_FCLK. 01: CLK_IDCLK. 10: CLK_LCDC. 11: Reserved.	
	CKG_GE[4:0]	4:0	CLK_GE clock control. [0]: Disable clock (1: Disable [1]: Invert clock. [3:2]: Select clock source. 00: 173 MHz.	(default)).



)^(No .	2011010027	,

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			01: 144 MHz. 10: 108 MHz. 11: 86.5 MHz. [4]: Useless.	8
28h	REG3CA1	7:0	Default : 0x00	Access : R/W
(3CA1h)	CKG_SPI[3:0]	7:4	CLK_SPI clock control. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: 108 MHz. 01: 86.5 MHz. 10: 54 MHz. 11: 48 MHz.	CO.1
	CKG_MIIC[2:0]	3:1	CLK_MIIC clock control. [0]: Disable clock. [1]: Invert clock. [2]: Select clock source. 0: 24 MHz. 1: 12 MHz.	
	CKG_FIODCLK[3]	0	See description of '3CA0h'.	T
29h	REG3CA4	7:0	Default : 0x00	Access : R/W
(3CA4h)	CKG_SIGP[3:0]	7;4 3:0	Reserved. CLK_SIGP clock control. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: 48 MHz. 01: 40 MHz. 10: 36 MHz. 11: 2 KHz.	
29h	REG3CA5	7:0	Default : 0x00	Access : R/W
(3CA5h)	CKG_RFSPI[2:0]	7:5	CLK_RFSPI clock control. [0]: Disable clock.	
			[1]: Invert clock. [2]: Select clock source. 0: 24 MHz. 1: 12 MHz.	



	Register (Bank = 18		Description	
Index (Absolute)	Mnemonic	Bit	Description	
			[0]: Disable clock. [1]: Invert clock. [2]: Don't use.	\
	SW_SPI_CLK	1	SPI clock select. 0: 24 MHz. 1: CLK_SPI.	
	-	0	Reserved.	
2Ah	REG3CA8	7:0	Default : 0x89	Access : R/W
(3CA8h)	-	7	Reserved.	
	CKG_GOPG0[3:0]	6:3	6:3 CLK_GOPG0 clock control. [0]: Disable clock (1: Disable (default)). [1]: Invert clock. [3:2]: Select clock source. 00: Clk_odclk2 (odclk). 01: Clk_op_p. 10: Clk_op_p_gate.	
-	- , 6	2:0	Reserved.	
2Ah	REG3CA9	7:0	Default : 0x00	Access : R/W
(3CA9h)	-	7:6	Reserved.	
	SW_UART2_CLK	5	UART2 clock select. 0: 24 MHZ. 1: CLK_UART2.	
	SW_UART1_CLK	4	UART1 clock select. 0: 24 MHZ. 1: CLK_UART1.	
Si	SW_UART0_CLK	3	UART0 clock select. 0: 24 MHZ. 1: CLK_UART0.	
	-	2:0	Reserved.	
2Bh	REG3CAC	7:0	Default : 0x21	Access : R/W
(3CACh)	CKG_UART1[2:0]	7:5	7:5 CLK_UART1 clock control. [0]: Disable clock (1: Disable (default)). [1]: Invert clock. [3:2]: Select clock source. 00: 108 MHz. 01: 86.5 MHz. 10: 54 MHz.	



CHIPTOP	Register (Bank = 1E)	Ť			
Index (Absolute)	Mnemonic	Bit	Description		
			11: 48 MHz.		
			[4]: Uselsess.		
	CKG_UART0[4:0]	4:0	CLK_UART0 clock control.		
			[0]: Disable clock (1: Disable (default)).		
			[1]: Invert clock.		
			[3:2]: Select clock source.		
			00: 108 MHz.		
			01: 86.5 MHz.		
			10: 54 MHz.		
			11: 48 MHz. [4]: Useless.		
2Bh	DEC3CAD	7.0			
zвп (3CADh)	REG3CAD	7:0	Default : 0x04 Access : R/W		
(CVC HARTS[4,0]	6:2	Reserved. CLK UART2 clock control.		
	CKG_UART2[4:0]	0.2	[0]: Disable clock (1: Disable (default)).		
			[1]: Invert clock.		
			[3:2]: Select clock source.		
			00: 192 MHz.		
		10	01: 173 MHz.		
			10: 144 MHz.		
			11: 108 MHz.		
			[4]: Useless.		
	CKG_UART1[4:3]	1:0	See description of '3CACh'.		
2Ch	REG3CB0	7:0	Default : 0x21 Access : R/W		
(3CB0h)	CKG_G3D_PLT[2:0]	7:5	CLK_G3D_PLT clock control.		
***			[0]: Disable clock (1: Disable (default)).		
			[1]: Invert clock.		
			[2]: Select clock source.		
			0: CLK_G3D.		
(0.5)			1: CLK_MIU.		
	CVC C3D[4:0]	4.0	[3]: Useless.		
4	CKG_G3D[4:0]	4:0	CLK_G3D clock control.		
			[0]: Disable clock (1: Disable (default)). [1]: Invert clock.		
			[3:2]: Select clock source.		
			00: 108 MHz.		
			01: 86.5 MHz.		
			10: 54 MHz.		



CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			11: 48 MHz. [4]: Useless.	
2Ch	REG3CB1	7:0	Default : 0x02	Access : R/W
(3CB1h)	-	7:5	Reserved.	
	CKG_G3D_GBL[3:0]	4:1	CLK_G3D_GBL clock control. [0]: Disable clock (1: Disable [1]: Invert clock. [3:2]: Select clock source. 0: CLK_G3D. 1: CLK_RIU. [3]: Useless.	(default)).
	CKG_G3D_PLT[3]	0	See description of '3CB0h'.	T
2Dh	REG3CB4	7:0	Default : 0x09	Access : R/W
(3CB4h)	CKG_SIGP_DMA_RD[1:0]	7:6	CLK_SIGP_DMA_RD clock cor [0]: Disable clock. [1]: Invert clock. [2]: Select clock source. 0: CLK_SIGP_RAM. 1: CLK_SIGP.	idoi.
	-	5:0	Reserved.	T
2Dh (3CB5h)	REG3CB5 CKG_SIGP_RAM[3:0]	7:0 7:4	Default: 0x00 CLK_SIGP_RAM clock control [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: CLK_ARM div #. 01: CLK_R2. 10: 173 MHz. 11: 108 MHz.	Access : R/W
40	CKG_SIGP_DMA_WD[2:0]	3:1	CLK_SIGP_DMA_WD clock co [0]: Disable clock. [1]: Invert clock. [2]: Select clock source. 0: CLK_SIGP_RAM. 1: CLK_SIGP.	ntrol.
	CKG_SIGP_DMA_RD[2]	0	See description of '3CB4h'.	T
2Eh	REG3CB8	7:0	Default : 0x00	Access : R/W



CHIPTOP	Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description		
(3CB8h)	MCLK_MPIF_EN	7	MPIF MIU clock enable (0: e	nable; 1: disable).	
	MCLK_GE_EN	6	GE MIU clock enable (0: ena	ble; 1: disable).	
	MCLK_FCIE_EN	5	FCIE MIU reader clock enabl	e (0: enable; 1: disable).	
	MCLK_SDIO_EN	4	SDIO MIU clock enable (0: enable; 1: disable).		
	MCLK_OTG20_EN	3	OTG20 MIU clock enable (0: enable; 1: disable).		
	MCLK_SC_EN	2	SC MIU clock enable (0: ena	ble; 1: disable).	
	MCLK_GOP_EN	1	GOP MIU clock enable (0: enable; 1: disable).		
	MCLK_JPD_EN	0	JPD MIU clock enable (0: enable; 1: disable).		
2Eh	REG3CB9	7:0	Default: 0x00 Access: R/W		
(3CB9h)	MCLK_HAYDN2_EN	7	HAYDN2 clock enable (0: enable	able; 1: disable).	
	-	6:3	Reserved.		
	MCLK_PIU_EN	2	PIU MIU clock enable (0: enable; 1: disable).		
	SW_R2_CLK	1	R2 clock select.		
			0: 24 MHZ.		
	1: CLK_R2.				
	MCLK_G3D_EN		0 G3D MIU clock enable (0: enable; 1: disable).		
2Fh (3CBCh)	REG3CBC	7:0	Default : 0x00	Access : R/W	
(Sepen)	- CIVIC LIDILL CIVILET OF	7:6	Reserved.	(C DICD)	
	CKG_LPLL_SYN[1:0]	5:4	LPLL synthesizer clock select	•	
	CKG_UPLL_SYN[1:0]	3:2	UPLL synthesizer clock select	· · ·	
20h	CKG_DPLL_SYN[1:0]	1:0	DPLL synthesizer clock select	1	
30h (3CC0h)	REG3CC0 CKG_SDIO_CKGEN[7:0]	7:0 7:0	Default : 0x00	Access : R/W	
30h	REG3CC1	7:0	Control SDIO clock gen, spre	Access : R/W	
(3CC1h)	REGUCT	7:3	Reserved.	Access . R/ W	
	CKG_SDIO_CKGEN[10:8]	2:0	See description of '3CC0h'.		
31h	REG3CC4	7:0	Default : 0xB6	Access : R/W	
(3CC4h)	SD22 PE	7.0	Pull enable of PAD_F_CEZ.	Access . R/ W	
	SD22_DRV	6	Driving strength of PAD_F_C	F7	
	SD21_PS	5	Pull select of PAD_F_CE1Z ((
	SD21_PE	4	Pull enable of PAD_F_CE12.	7. down, 1. up,	
	SD21_PL	3	Driving strength of PAD_F_C	F17	
	SD20_PS	2	Pull select of PAD_F_ALE (0:		
	3020_F3		ruii Select OI PAD_F_ALE (U:	αοwπ, τ. up).	

Doc. No.: 2011010027 - 210 - 1/5/2011



Doc. No : 20110	110027				
CHIPTOP	CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description		
	SD20_PE	1	Pull enable of PAD_F_ALE.		
	SD20_DRV	0	Driving strength of PAD_F_ALE.		

Index (Absolute)	Mnemonic	Bit	Description	
	SD20_PE	1	Pull enable of PAD_F_ALE.	
	SD20_DRV	0	Driving strength of PAD_F_A	LE.
31h	REG3CC5	7:0	Default : 0x65	Access : R/W
(3CC5h)	-	7	Reserved.	
	SD24_PS	6	Pull select of PAD_F_DA0 (0:	down, 1: up).
	SD24_PE	5	Pull enable of PAD_F_DA0.	
	SD24_DRV	4	Driving strength of PAD_F_D	A0.
	SD23_PS	3	Pull select of PAD_F_CLE (0:	down, 1: up).
	SD23_PE	2	Pull enable of PAD_F_CLE.	
	SD23_DRV	1	Driving strength of PAD_F_C	E.
	SD22_PS	0	Pull select of PAD_F_CEZ (0: down, 1: up).	
32h	REG3CC8	7:0	Default : 0xB6 Access : R/W	
(3CC8h)	SD27_PE	7	Pull enable of PAD_F_DA3.	
	SD27_DRV	6	Driving strength of PAD_F_D	A3.
	SD26_PS	5 Pull select of PAD_F_DA2 (0: down, 1: up		down, 1: up).
	SD26_PE	4	4 Pull enable of PAD_F_DA2.	
	SD26_DRV	3	Driving strength of PAD_F_D	A2.
	SD25_PS	2	Pull select of PAD_F_DA1 (0:	down, 1: up).
	SD25_PE	1	Pull enable of PAD_F_DA1.	
	SD25_DRV	0	Driving strength of PAD_F_D	A1.
32h	REG3CC9	7:0	Default : 0x6D	Access : R/W
(3CC9h)	- 1.5	7	Reserved.	
	SD29_PS	6	Pull select of PAD_F_DA5 (0:	down, 1: up).
5	SD29_PE	5	Pull enable of PAD_F_DA5.	
4	SD29_DRV	4	Driving strength of PAD_F_D	A5.
(0.5)	SD28_PS	3	Pull select of PAD_F_DA4 (0:	down, 1: up).
	SD28_PE	2	Pull enable of PAD_F_DA4.	
4	SD28_DRV	1	Driving strength of PAD_F_D	A4.
	SD27_PS	0	Pull select of PAD_F_DA3 (0:	down, 1: up).
33h	REG3CCC	7:0	Default : 0xB6	Access : R/W
(3CCCh)	SD2C_PE	7	Pull enable of PAD_F_RBZ.	
	SD2C_DRV	6	Driving strength of PAD_F_R	BZ.
	SD2B_PS	5	Pull select of PAD_F_DA7 (0:	down, 1: up).

Doc. No.: 2011010027 - 211 -1/5/2011



$) \cap \subset$	No .	2011010027	

CHIPTOP	Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description		
	SD2B_PE	4	Pull enable of PAD_F_DA7.		
	SD2B_DRV	3	Driving strength of PAD_F_D	A7.	
	SD2A_PS	2	Pull select of PAD_F_DA6 (0:	down, 1: up).	
	SD2A_PE	1	Pull enable of PAD_F_DA6.		
	SD2A_DRV	0	Driving strength of PAD_F_D	A6.	
33h	REG3CCD	7:0	Default : 0x65	Access : R/W	
(3CCDh)	-	7	Reserved.	~ O '	
	SD2E_PS	6	Pull select of PAD_F_WEZ (0:	down, 1: up).	
	SD2E_PE	5	Pull enable of PAD_F_WEZ.		
	SD2E_DRV	4	Driving strength of PAD_F_W	EZ.	
	SD2D_PS	3	Pull select of PAD_F_REZ (0:	down, 1: up).	
	SD2D_PE	2	Pull enable of PAD_F_REZ.		
	SD2D_DRV	1	Driving strength of PAD_F_REZ.		
	SD2C_PS	0	Pull select of PAD_F_RBZ (0:	down, 1: up).	
34h	REG3CD0	7:0	Default : 0xB6	Access : R/W	
(3CD0h)	SD31_PE	7	Pull enable of PAD_GPIO_G1.		
	SD31_DRV	6	Driving strength of PAD_GPIO_G17.		
	SD30_PS	5	Pull select of PAD_GPIO_G1 (0: down, 1: up).		
	SD30_PE	4	Pull enable of PAD_GPIO_G1.		
	SD30_DRV	3	Driving strength of PAD_GPIO_G16.		
	SD2F_PS	2	Pull select of PAD_F_WPZ (0: down, 1: up).		
	SD2F_PE	1	Pull enable of PAD_F_WPZ.		
	SD2F_DRV	0	Driving strength of PAD_F_W	PZ.	
34h	REG3CD1	7:0	Default : 0x6D	Access : R/W	
(3CD1h)	-	7	Reserved.		
(0)	SD33_PS	6	Pull select of PAD_GPIO_G1 (_G1 (0: down, 1: up).	
	SD33_PE	5	Pull enable of PAD_GPIO_G1.		
4	SD33_DRV	4	Driving strength of PAD_GPIO_G19.		
	SD32_PS	3	Pull select of PAD_GPIO_G1 (0: down, 1: up).		
	SD32_PE	2	Pull enable of PAD_GPIO_G1.		
	SD32_DRV	1	Driving strength of PAD_GPIO_G18.		
	SD31_PS	0 Pull select of PAD_GPIO_G1 (0: down, 1: up		(0: down, 1: up).	
35h	REG3CD4	7:0	Default : 0xB6	Access : R/W	



-140 - 2011			
 	_	 /-	

CHIPTOP	Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description		
(3CD4h)	SD36_PE	7	Pull enable of PAD_SPI_CK.		
	SD36_DRV	6	Driving strength of PAD_SPI_	_CK.	
	SD35_PS	5	Pull select of PAD_GPIO_G2	(0: down, 1: up).	
	SD35_PE	4	Pull enable of PAD_GPIO_G2		
	SD35_DRV	3	Driving strength of PAD_GPI	O_G21.	
	SD34_PS	2	Pull select of PAD_GPIO_G2	(0: down, 1: up).	
	SD34_PE	1	Pull enable of PAD_GPIO_G2	. <u>~ O`</u>	
	SD34_DRV	0	Driving strength of PAD_GPI	O_G20.	
35h	REG3CD5	7:0	Default : 0x6D	Access : R/W	
(3CD5h)	-	7	Reserved.		
	SD38_PS	6	Pull select of PAD_SPI_CS1 (0: down, 1: up).		
	SD38_PE	5	Pull enable of PAD_SPI_CS1.		
	SD38_DRV	4	Driving strength of PAD_SPI_CS1Z.		
	SD37_PS	3	Pull select of PAD_SPI_CS0 (0: down, 1: up).		
	SD37_PE	2	Pull enable of PAD_SPI_CS0.		
	SD37_DRV	10	Driving strength of PAD_SPI_CS0Z.		
	SD36_PS	0	Pull select of PAD_SPI_CK (0	: down, 1: up).	
36h	REG3CD8	7:0	Default : 0xB6	Access : R/W	
(3CD8h)	SD10_PE	7	Pull enable of PAD_SD_CLK.		
	SD10_DRV	6	Driving strength of PAD_SD_CLK.		
	SD3A_PS	5	Pull select of PAD_SPI_DO (0: down, 1: up).		
	SD3A_PE	4	Pull enable of PAD_SPI_DO.		
X	SD3A_DRV	3	Driving strength of PAD_SPI_	_DO.	
5	SD39_PS	2	Pull select of PAD_SPI_DI (0	: down, 1: up).	
A	SD39_PE	1	Pull enable of PAD_SPI_DI.		
	SD39_DRV	0	Driving strength of PAD_SPI_DI.		
36h	REG3CD9	7:0	Default : 0x6C	Access : R/W	
(3CD9h)	7 Reserved.				
	SD12_PS	6	Pull select of PAD_SD_D0 (0: down, 1: up).		
	SD12_PE 5 Pull enable of PAD_SD_D0. SD12_DRV 4 Driving strength of PAD_SD_D0. SD11_PS 3 Pull select of PAD_SD_CMD (0: down, 1: up) SD11_PE 2 Pull enable of PAD_SD_CMD.				
			D0.		
			0: down, 1: up).		



SD1A_DRV

SD19_PS

SD19_PE

SD18_PS

SD18 PE

SD19_DRV

Semico Doc No : 2011(nductor				
CHIPTOP Register (Bank = 1E)					
Index (Absolute)	Mnemonic	Bit	Description		
	SD11_DRV	1	Driving strength of PAD_SD_0	CMD.	
	SD10_PS	0	Pull select of PAD_SD_CLK (0	: down, 1: up).	
37h	REG3CDC	7:0	Default : 0xB6	Access : R/W	
(3CDCh)	SD15_PE	7	Pull enable of PAD_SD_D3.		
	SD15_DRV	6	Driving strength of PAD_SD_D3.		
	SD14_PS	5	Pull select of PAD_SD_D2 (0: down, 1: up).		
	SD14_PE	4	Pull enable of PAD_SD_D2.		
	SD14_DRV	3	Driving strength of PAD_SD_D2.		
	SD13_PS	2	Pull select of PAD_SD_D1 (0: down, 1: up).		
	SD13_PE	1	Pull enable of PAD_SD_D1.		
	SD13_DRV	0	Driving strength of PAD_SD_D1.		
37h	REG3CDD	7:0	Default : 0x6D	Access : R/W	
(3CDDh)	-	7	Reserved.		
	SD17_PS	6	Pull select of PAD_SD_D5 (0: down, 1: up).		
	SD17_PE	5	Pull enable of PAD_SD_D5.		
	SD17_DRV	4	Driving strength of PAD_SD_D5.		
	SD16_PS	3	Pull select of PAD_SD_D4 (0: down, 1: up).		
	SD16_PE	2	Pull enable of PAD_SD_D4.		
	SD16_DRV	1	Driving strength of PAD_SD_D4.		
SD15_PS 0 Pull select of PAD_SD_D3 (0				down, 1: up).	
38h	REG3CE0	7:0	Default : 0xB6	Access : R/W	
(3CE0h) SD1A_PE 7 Pull enable of PAD_SD_WPZ.					

40h	REG3D00	7:0	Default : 0x00	Access : RO
40h	BEC3D00	7.0	Default : 0×00	Access I BO
	SD1A_PS	0	Pull select of PAD_SD_	WPZ (0: down, 1: up).
(3CE1h)	-	7:1	Reserved.	
38h	REG3CE1	7:0	Default: 0x01	Access: R/W
	SD18_DRV	0	Driving strength of PAD_SD_D6.	
	3 - 4 - 3 - 3			

6

5

4

3

2

Driving strength of PAD_SD_WPZ.

Driving strength of PAD_SD_D7.

Pull enable of PAD_SD_D7.

Pull enable of PAD SD D6.

Pull select of PAD_SD_D7 (0: down, 1: up).

Pull select of PAD_SD_D6 (0: down, 1: up).



CHIPTOP	P Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description		
(3D00h)	-	7:6	Reserved.		
	GPIO_UART_IN[5:0]	5:0	Input of UART GPIO.		
40h	REG3D01	7:0	Default : 0x00	Access : R/W	
(3D01h)	-	7:6	Reserved.		
	GPIO_UART_OUT[5:0]	5:0	Output of UART GPIO.		
41h	REG3D04	7:0	Default : 0x3F	Access : R/W	
(3D04h)	-	7:6	Reserved.		
	GPIO_UART_OEN[5:0]	5:0	Output enable of UART GPIO	(0: output, 1: input).	
41h	REG3D05	7:0	Default : 0x30	Access : RO, R/W	
(3D05h)	-	7:6	Reserved.		
	GPIO_I2CM_OEN[1:0]	5:4	Output enable of I2CM GPIO (0: output, 1: input).		
	GPIO_I2CM_OUT[1:0]	3:2	Output of I2CM GPIO.		
	GPIO_I2CM_IN[1:0]	1:0	Input of I2CM GPIO.		
42h	REG3D08	7:0	Default: 0x00	Access : RO	
(3D08h)	GPIO_CCIR_IN[7:0]	7:0	Input of CCIR GPIO.		
42h	REG3D09	7:0	Default: 0x00	Access : RO	
(3D09h)	-	7:1	Reserved.		
	GPIO_CCIR_IN[8]	0	See description of '3D08h'.		
43h	REG3D0C	7:0	Default : 0x00	Access : R/W	
(3D0Ch)	GPIO_CCIR_OUT[7:0]	7:0	Output of CCIR GPIO.		
43h	REG3D0D	7:0	Default : 0x00	Access : R/W	
(3D0Dh)	- 19	7:1	Reserved.		
	GPIO_CCIR_OUT[8]	0	See description of '3D0Ch'.		
44h	REG3D10	7:0	Default : 0xFF	Access : R/W	
(3D10h)	GPIO_CCIR_OEN[7:0]	7:0	Output enable of CCIR GPIO	(0: output, 1: input).	
44h	REG3D11	7:0	Default : 0x01	Access : R/W	
(3D11h)	-	7:1	Reserved.		
	GPIO_CCIR_OEN[8]	0	See description of '3D10h'.		
45h	REG3D14	7:0	Default : 0x00	Access : RO, R/W	
(3D14h)	GPIO_IIS_OUT[3:0]	7:4	Output of IIS GPIO.		
	GPIO_IIS_IN[3:0]	3:0	Input of IIS GPIO.		
45h	REG3D15	7:0	Default : 0x0F	Access : R/W	
(3D15h)	-	7:4	Reserved.		



CHIPTOP	Register (Bank = 1E))		
Index (Absolute)	Mnemonic	Bit	Description	
	GPIO_IIS_OEN[3:0]	3:0	Output enable of IIS GPIO (0	: output, 1: input).
46h	REG3D18	7:0	Default : 0x00	Access : RO
(3D18h)	GPIO_MPIF_IN[7:0]	7:0	Input of MPIF GPIO.	
46h	REG3D19	7:0	Default : 0x00	Access : R/W
(3D19h)	GPIO_MPIF_OUT[7:0]	7:0	Output of MPIF GPIO.	
47h	REG3D1C	7:0	Default : 0xFF	Access : R/W
(3D1Ch)	GPIO_MPIF_OEN[7:0]	7:0	Output enable of MPIF GPIO	(0: output, 1: input).
48h	REG3D20	7:0	Default : 0x00	Access : RO
(3D20h)	GPIO_SD_IN[7:0]	7:0	Input of SD GPIO.	
48h	REG3D21	7:0	Default : 0x00	Access : RO
(3D21h)	-	7:3	Reserved.	
	GPIO_SD_IN[10:8]	2:0	See description of '3D20h'.	
49h	REG3D24	7:0	Default: 0x00	Access : R/W
(3D24h)	GPIO_SD_OUT[7:0]	7:0	Output of SD GPIO.	
49h	REG3D25	7:0	Default : 0x00	Access : R/W
(3D25h)	-	7:3	Reserved.	
	GPIO_SD_OUT[10:8]	2:0	See description of '3D24h'.	
4Ah	REG3D28	7:0	Default : 0xFF	Access : R/W
(3D28h)	GPIO_SD_OEN[7:0]	7:0	Output enable of SD GPIO (0	: output, 1: input).
4Ah	REG3D29	7:0	Default : 0x07	Access : R/W
(3D29h)		7:3	Reserved.	
	GPIO_SD_OEN[10:8]	2:0	See description of '3D28h'.	
4Bh	REG3D2C	7:0	Default : 0x00	Access : RO
(3D2Ch)	47, 70	7:6	Reserved.	
	GPIO_GPS_IN[5:0]	5:0	Input of GPS GPIO.	
4Bh	REG3D2D	7:0	Default : 0x00	Access : R/W
(3D2Dh)	-	7:6	Reserved.	
	GPIO_GPS_OUT[5:0]	5:0	Output of GPS GPIO.	
4Ch	REG3D30	7:0	Default : 0x3F	Access : R/W
(3D30h)	-	7:6	Reserved.	
	GPIO_GPS_OEN[5:0]	5:0	Output enable of GPS GPIO (0: output, 1: input).
4Dh	REG3D34	7:0	Default : 0x00	Access : RO
(3D34h)	GPIO_NF_IN[7:0]	7:0	Input of NF GPIO.	



CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
4Dh	REG3D35	7:0	Default : 0x00	Access : RO
(3D35h)	GPIO_NF_IN[15:8]	7:0	See description of '3D34h'.	
4Eh	REG3D38	7:0	Default: 0x00	Access : R/W
(3D38h)	GPIO_NF_OUT[7:0]	7:0	Output of NF GPIO.	
4Eh	REG3D39	7:0	Default: 0x00	Access : R/W
(3D39h)	GPIO_NF_OUT[15:8]	7:0	See description of '3D38h'.	
ŀFh	REG3D3C	7:0	Default : 0xFF	Access : R/W
(3D3Ch)	GPIO_NF_OEN[7:0]	7:0	Output enable of NF GPIO (0	: output, 1: input).
1Fh	REG3D3D	7:0	Default : 0xFF	Access : R/W
(3D3Dh)	GPIO_NF_OEN[15:8]	7:0	See description of '3D3Ch'.	
50h	REG3D40	7:0	Default : 0x00	Access : RO, R/W
(3D40h)	GPIO_SPI_OUT[2:0]	7:5	Output of SPI GPIO.	
	GPIO_SPI_IN[4:0]	4:0	Input of SPI GPIO.	
(3D41h)	REG3D41	7:0	Default : 0xFC	Access : R/W
	ALLPAD_IN	7	1: Set all pads.	
	GPIO_SPI_OEN[4:0]	6:2	Output enable of SPI GPIO (0: output, 1: input).	
	GPIO_SPI_OUT[4:3]	1:0	See description of '3D40h'.	
51h	REG3D44	7:0	Default : 0x00	Access : RO
(3D44h)	GPIO_G_IN[7:0]	7:0	Input of dedicated GPIO.	
51h	REG3D45	7:0	Default : 0x00	Access : RO
(3D45h)		7:5	Reserved.	
	GPIO_G_IN[12:8]	4:0	See description of '3D44h'.	
52h	REG3D48	7:0	Default: 0x00	Access : R/W
(3D48h)	GPIO_G_OUT[7:0]	7:0	Output of dedicated GPIO.	
52h	REG3D49	7:0	Default: 0x00	Access : R/W
(3D49h)		7:5	Reserved.	
1	GPIO_G_OUT[12:8]	4:0	See description of '3D48h'.	
53h	REG3D4C	7:0	Default : 0xFF	Access : R/W
(3D4Ch)	GPIO_G_OEN[7:0]	7:0	Output enable of dedicated G	SPIO (0: output, 1: input).
53h	REG3D4D	7:0	Default : 0x1F	Access : R/W
(3D4Dh)	-	7:5	Reserved.	
	GPIO_G_OEN[12:8]	4:0	See description of '3D4Ch'.	
59h	REG3D64	7:0	Default : 0x01	Access : R/W



	CHIPTOP Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
(3D64h)	NF_MODE[0]	7	Refer to pad mux table.	
	-	6:0	Reserved.	
59h	REG3D65	7:0	Default : 0x00	Access : R/W
(3D65h)	-	7:2	Reserved.	
	NF_MODE[2:1]	1:0	See description of '3D64h'.	
5Ah	REG3D68	7:0	Default : 0x00	Access : RO
(3D68h)	GPIO_TTL_IN[7:0]	7:0	Input of TTL GPIO.	~ O * ·
5Ah	REG3D69	7:0	Default : 0x00	Access : RO
(3D69h)	GPIO_TTL_IN[15:8]	7:0	See description of '3D68h'.	
5Bh	REG3D6C	7:0	Default : 0x00	Access : RO
(3D6Ch)	-	7:1	Reserved.	
	GPIO_TTL_IN[16]	0	See description of '3D68h'.	
5Ch	REG3D70	7:0	Default: 0x00	Access : R/W
(3D70h)	GPIO_TTL_OUT[7:0]	7:0 Output of TTL GPIO.		
5Ch	REG3D71	7:0	Default : 0x00	Access : R/W
(3D71h)	GPIO_TTL_OUT[15:8]	7:0	See description of '3D70h'.	1
5Dh	REG3D74	7:0	Default: 0x00	Access : R/W
(3D74h)	- 1	7:1	Reserved.	
	GPIO_TTL_OUT[16]	0	See description of '3D70h'.	1
5Eh	REG3D78	7:0	Default : 0xFF	Access: R/W
(3D78h)	GPIO_TTL_OEN[7:0]	7:0	Output enable of TTL GPIO (0: output, 1: input).
5Eh	REG3D79	7:0	Default : 0xFF	Access: R/W
(3D79h)	GPIO_TTL_OEN[15:8]	7:0	See description of '3D78h'.	T
5Fh	REG3D7C	7:0	Default : 0x01	Access : R/W
(3D7Ch)	-	7:1	Reserved.	
4.0	GPIO_TTL_OEN[16]	0	See description of '3D78h'.	T
62h	REG3D89	7:0	Default : 0x00	Access: R/W
(3D89h)	SD3_MODE[1:0]	7:6	Refer to pad mux table.	
	R2JTAG_MODE[1:0]	5:4	Refer to pad mux table.	
	I8M6_MODE	3	Refer to pad mux table.	
	I80HRDY_MODE	2	Refer to pad mux table.	
	GPSPWM_MODE[1:0]	1:0	Refer to pad mux table.	T
64h	REG3D90	7:0	Default : 0x00	Access : R/W



CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
(3D90h)	SDIO_MODE[0]	7	Refer to pad mux table.	
	-	6:5	Reserved.	
	MPIF_MODE	4	Refer to pad mux table.	
	GPSBB_MODE	3	Refer to pad mux table.	
	CTSRTS_MODE	2	Refer to pad mux table.	
	CCIR_MODE	1	Refer to pad mux table.	
	-	0	Reserved.	~ O `
64h	REG3D91	7:0	Default: 0x00	Access : R/W
(3D91h)	-	7	Reserved.	
	UART2_MODE	6	Refer to pad mux table.	
	UART1_MODE[1:0]	5:4	Refer to pad mux table.	
	UART0_MODE	3	Refer to pad mux table.	
	TEST_IN_MODE	2	Refer to pad mux table.	
	-	1	Reserved.	
:	SDIO_MODE[1]	0	See description of '3D90h'.	
65h	REG3D94	7:0	Default : 0x00	Access : RO
(3D94h)	CHIP_CONFIG_STAT[7:0]	7:0	CHIP_CONFIG raw status.	
65h	REG3D95	7:0	Default : 0x00	Access : RO
(3D95h)	- 0	7:4	Reserved.	
	CHIP_CONFIG_STAT[11:8]	3:0	See description of '3D94h'.	
66h	REG3D98	7:0	Default : 0x00	Access : RO
(3D98h)	DEVICE_ID[7:0]	7:0	Device ID.	
66h	REG3D99	7:0	Default : 0x00	Access : RO
(3D99h)	DEVICE_ID[15:8]	7:0	See description of '3D98h'.	
67h	REG3D9C	7:0	Default : 0x00	Access : RO
(3D9Ch)	CHIP_VERSION[7:0]	7:0	Chip version.	
67h	REG3D9D	7:0	Default : 0x00	Access : RO
(3D9Dh)	CHIP_REVISION[7:0]	7:0	Chip revision.	1
6Bh	REG3DAC	7:0	Default : 0x00	Access : R/W
(3DACh)	-	7:5	Reserved.	
	CKG_SAR[4:0]	4:0	CLK_SAR clock control. [0]: Disable clock. [1]: Invert clock.	

Doc. No.: 2011010027 - 219 - 1/5/2011



CHIPTOP	Register (Bank = 1E)	T	T	
Index (Absolute)	Mnemonic	Bit	Description	
			[4:2]: Select clock source.	
			000: 2.4 MHz.	
			001: 1.2 MHz. 010: 600 KHz.	
			011: 300 KHz.	
			100: 150 KHz.	
			others: Reserved.	
6Fh	REG3DBC	7:0	Default : 0x2D	Access : R/W
(3DBCh)	CKG_PMU_CKGEN[7:0]	7:0	Control PMU clock gen, sprea	ad clock frequency.
6Fh	REG3DBD	7:0	Default : 0x00	Access: R/W
(3DBDh)	-	7:6	Reserved.	
	CKG_PMU[2:0]	5:3	CLK_PMU clock control (spread clock from 216 MHz).	
			[0]: Disable clock.	
			[1]: Invert clock. [2]: Useless.	
	CKG_PMU_CKGEN[10:8]	2:0	See description of '3DBCh'.	
	REG3DC1	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved.	-
	ROSC_OUT_SEL[1:0]	1:0	Ring OSC output select.	
	0,0		00: Select delay chain 0.	
	~0° OV		01: Select delay chain 1.	
	Contraction		10: Select delay chain 2. 11: Select delay chain 3.	
75h	REG3DD4	7:0	Default : 0x00	Access : R/W
(3DD4h)	TEST_RB	7.0	Setting for the data arranger	<u>-</u>
	TEST_GB	6	Setting for the data arranger	
(9)	TEST_RG	5	Setting for the data arranger	
	-	4	Reserved.	
60)	SWAPTEST12BIT	3	Swap MSB 12bits with LSB 1	2bits of test bus.
	CLK_OUT_SEL[2:0]	2:0	Select TEST_CLK_OUT source	e.
			000: TEST_CLK_OUT= TEST	_BUS_GB[0].
			001: TEST_CLK_OUT= TEST	
			010: TEST_CLK_OUT= TEST	
			011: TEST_CLK_OUT = TEST	
			100: TEST_CLK_OUT= TEST 101: TEST_CLK_OUT= TEST	
			101. 151_CEV_OOT = 1531	



Mnemonic	Bit	Description	
		111: TEST_CLK_OUT= TEST_	BUS_GB[7].
REG3DD5	7:0	Default : 0x00	Access : R/W
ROSC_IN_SEL	7	1: Close-loop (enable ring osc	cillator).
TESTBUS_EN	6	Enable test bus output.	
TESTCLK_MODE	5	TESTCLK_MODE used in TEST	Γ_CTRL.
-	4:2	Reserved.	
SEL_CLK_TEST_OUT[1:0]	1:0	Select CLK_TEST_OUT. 2'b00: select CLK_TEST_OUT[47:0]. 2'b01: select CLK_TEST_OUT[95:48]. 2'b10: select CLK_TEST_OUT[143:96]. 2'b11: reserved.	
REG3DD8	7:0	Default : 0x00	Access : R/W
-	7:3	Reserved.	
SINGLE_CLK_OUT_SEL[2:0]	2:0	TEST_BUS[10] = TEST_CLK_ 010: TEST_BUS[11] = TEST_ TEST_BUS[10] = TEST_CLK_ 011: TEST_BUS[11] = TEST_ TEST_BUS[10] = TEST_CLK_ 100: TEST_BUS[11] = TEST_ TEST_BUS[10] = TEST_CLK_ Others: No TEST_CLK_OUT.	OUT. CLK_OUT_d2. OUT_d4. CLK_OUT_d2. OUT_d8. CLK_OUT_d2. OUT_d6.
REG3DDC	7:0	Default : 0x00	Access : R/W
-7	7	Reserved.	
PIF_DRV	6	Driving strength of PAD_PIF.	
TEST_BUS24B_SEL[5:0]	5:0	6'd1: test_bus_case = clk_tes 6'd2: test_bus_case = clk_tes 6'd3: test_bus_case = {rosc_ 6'd4: test_bus_case = lpll_tes	st_out[23:0]. st_out[47:24]. out,clk_test_out[70:48]}. st_out.
	REG3DD5 ROSC_IN_SEL TESTBUS_EN TESTCLK_MODE - SEL_CLK_TEST_OUT[1:0] REG3DD8 - SINGLE_CLK_OUT_SEL[2:0] REG3DDC - PIF_DRV	Register (Bank = 1E) Mnemonic Bit REG3DD5 7:0 ROSC_IN_SEL 7 TESTBUS_EN 6 TESTCLK_MODE 5 - 4:2 SEL_CLK_TEST_OUT[1:0] 1:0 REG3DD8 7:0 - 7:3 SINGLE_CLK_OUT_SEL[2:0] 2:0 REG3DDC 7:0 - 7 PIF_DRV 6	Register (Bank = 1E)

Doc. No.: 2011010027 - 221 - 1/5/2011



CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			6'd9: test_bus_case = armbd 6'd10: test_bus_case = r2_te 6'd11: test_bus_case = gps_f 6'd12: test_bus_case = miu_ 6'd13: test_bus_case = audio 6'd14: test_bus_case = sc_te 6'd15: test_bus_case = gop_ 6'd16: test_bus_case = gad_ 6'd17: test_bus_case = ge_te 6'd18: test_bus_case = jpd_t 6'd19: test_bus_case = fcie_f 6'd20: test_bus_case = sdio_ 6'd21: test_bus_case = mpif_ 6'd22: test_bus_case = uhc_f 6'd23: test_bus_case = otg_te 6'd24: test_bus_case = otg_te 6'd25: test_bus_case = bist_f 6'd26: test_bus_case = bist_f 6'd27: test_bus_case = bist_f 6'd28: test_bus_case = 24	ist_out. test_out. test_out. o_test_out. test_out.
78h	REG3DE0	7:0	Default : 0x00	Access : R/W
(3DE0h)	- 0	7	Reserved.	
	MIU_PDALL	6	Test MIU power down.	
	TEST_PADL	5	Test pad output low.	
	TEST_PADH	4	Test pad output high.	
	-	3:0	Reserved.	
78h	REG3DE1	7:0	Default : 0x00	Access : R/W
(3DE1h)	TTLGPIO6_MODE	7	Refer to pad mux table.	
(0)	TTLGPIO5_MODE	6	Refer to pad mux table.	
	-	5	Reserved.	
4	TTLGPIO4_MODE	4	Refer to pad mux table.	
	_	3:0	Reserved.	
7Bh	REG3DEC	7:0	Default : 0x00	Access : R/W
(3DECh)	DTON_MODE[2:0]	7:5	Refer to pad mux table.	
	-	4:0	Reserved.	
7Bh	REG3DED	7:0	Default : 0x00	Access : R/W



CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
(3DEDh)	-	7:2	Reserved.	
	DTON2_MODE[1:0]	1:0	Refer to pad mux table.	
7Dh	REG3DF4	7:0	Default : 0x00	Access : R/W
(3DF4h)	EXTI2S_MODE[1:0]	7:6	Refer to pad mux table.	
	MCLK_R2_EN	5	R2 MIU clock enable (0: enab	ole; 1: disable).
	-	4:0	Reserved.	- 1
7Dh	REG3DF5	7:0	Default : 0x00	Access : R/W
(3DF5h)	-	7	Reserved.	O
	BTI2S_MODE	6	Refer to pad mux table.	
	-	5:0	Reserved.	
7Eh	REG3DF8	7:0	Default : 0x00	Access : R/W
(3DF8h)	CKG_TMG[1:0]	7:6	CLK_TMG clock control (16 H	z).
			[0]: Disable clock.	
			[1]: Invert clock.	
	32KOUT_MODE	5	Refer to pad mux table.	
	RSTOUT_MODE	4	Refer to pad mux table.	
	-	3	Reserved.	
	MIIC_MODE	2	Refer to pad mux table.	
	DIGMIC_MODE[1:0]	1:0	Refer to pad mux table.	
7Eh	REG3DF9	7:0	Default : 0x00	Access : R/W
(3DF9h)	MCLK_ARM_EN	7	ARM MIU clock enable (0: en	able; 1: disable).
	MCLK_UHC20_EN	6	UHC20 MIU clock enable (0:	enable; 1: disable).
* 0	TTLGPIO3_MODE	5	Refer to pad mux table.	
6	TTLGPIO2_MODE	4	Refer to pad mux table.	
	TTLGPIO1_MODE	3	Refer to pad mux table.	
		2	Reserved.	
80	TEST_OUT_MODE[1:0]	1:0	Refer to pad mux table.	
7Fh	REG3DFC	7:0	Default : 0x00	Access : R/W
(3DFCh)	CLASSD_EN	7	1: Enable Class-D.	
	PWM5_MODE	6	Refer to pad mux table.	
	PWM4_MODE	5	Refer to pad mux table.	
	PWM3_MODE	4	Refer to pad mux table.	
	PWM2_MODE	3	Refer to pad mux table.	



Doc. No.: 20110	Doc. No.: 2011010027			
CHIPTOP	Register (Bank = 1E)		
Index (Absolute)	Mnemonic	Bit	Description	
	PWM1_MODE	2	Refer to pad mux table.	
	PWM0_MODE[1:0]	1:0	Refer to pad mux table.	
7Fh	REG3DFD	7:0	Default: 0x08	Access : R/W
(3DFDh)	-	7:6	Reserved.	
	CKG_BIST_EN	5	CLK_BIST clock enable.	
	BOOT_FROM_TCM	4	0: First fetch address is 0xFF 1: First fetch address is 0x00	
	RESET_CPU_DBG	3	ARM debug mode reset.	
	SPICS1_MODE	2	Refer to pad mux table.	
	MPIFSPI_MODE[1:0]	1:0	Refer to pad mux table.	

Doc. No.: 2011010027 - 224 - 1/5/2011



Doc. No.: 2011010027

UTMI Register (Bank = 1F)

UTMI Reg	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG3E00	7:0	Default : 0x01	Access : R/W
(3E00h)	R_DM_PDEN	7	Override value to Enable FS/LS 0 = Normal. 1 = Pull down.	S DM pull-down resistor.
	R_DP_PDEN	6	Override value to Enable FS/LS 0 = Normal. 1 = Pull down.	S DP pull-down resistor.
	R_PUMODE	5	Override DP/DM pull-up resistor $0 = \text{Pull-up resistor} \sim 900 \sim 15$ $1 = \text{Pull-up resistor} \sim 1425 \sim 3$	75 ohm.
_	DM_PUEN	4	Override value to Enable FS/LS DM pull-up resistor. 0 = Normal. 1 = Pull up.	
	DP_PUEN	3	Override value to Enable FS/LS 0 = Normal. 1 = Pull up.	S DP pull-up resistor.
	REF_PDN	2	Override value to Power-down 0 = Normal. 1 = Power down.	USB_XCVR reference block.
	TERM_OVERRIDE	1	Enable FS/LS termination over 0 = Disable. 1 = Enable override mode.	ride mode.
XO.	PDN_OVERRIDE	0	Enable USB_XCVR power-down 0 = Disable. 1 = Enable override mode.	n control override mode.
00h	REG3E01	7:0	Default : 0xDB	Access : R/W
(3E01h)	REG_PDN	7	Override value to Power-down block. 0 = Normal. 1 = Power down.	USB_XCVR build-in regulator
	IREF_PDN	6	Override value to Power-down reference block. 0 = Normal. 1 = Power down.	USB_XCVR HS current
	VBUSDET_PDN	5	Override value to Power-down block.	USB_XCVR VBUS detector



UTMI Re	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
			0 = Normal. 1 = Power down.	
	FL_XCVR_PDN	4	Override value to Power-down block. 0 = Normal. 1 = Power down.	n USB_XCVR FS/LS transceiver
	HS_PREAMP_PDN	3	Override value to Power-down block. 0 = Normal. 1 = Power down.	n USB_XCVR HS pre-amplifier
	HS_TED_PDN	2	Override value to Power-down (squelch circuit). 0 = Normal. 1 = Power down.	USB_XCVR HS TED block.
	PLL_PDN	1	Override value to Power-dowr 0 = Normal. 1 = Power down.	n USB_XCVR PLL block.
	HS_DM_PDN	0	Override value to Power-down USB_XCVR HS de-serialize block. 0 = Normal. 1 = Power down.	
01h	REG3E04	7:0	Default : 0x80	Access : R/W
(3E04h)	BOND_SEL	3	Select internal regulator. 0 = Use external regulator. 1 = Use internal regulator.	
Sic	HS_TX_TEN	6	Force enable HS_TX analog Pa (No use). 0 = Normal. 1 = Force enable current sour	
40	FL_LOWIMODE	5	Full/Low speed receiver power 0 = Normal. 1 = Enable Low current mode	
	BITSTUFF_EN	4	Override value to control Bit-S 0 = Force Bit-Stuff disable. 1 = Force Bit-Stuff enable.	Stuff mode.
	NRZI_EN	3	Override value to control NRZ 0 = Force NRZI disable. 1 = Force NRZI enable.	I mode.



UTMI	Register	(Bank = 1F)

UTMI Reg	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
	CLK12_SEL	2	PLL 12MHz reference clock source select. 0 = From XTAL_IN. (12Mhz). 1 = From digital synthesizer. (48Mhz-N.f).	
	FSLS_SEL	1	Override value to select Full/Low speed USB_XCVR. 0 = Full speed mode. 1 = Low speed mode.	
	SEL_OVERRIDE	0	Source select and enable override control.(No use).	
01h	REG3E05	7:0	Default : 0x10 Access : R/W	
(3E05h)	HS_RTERM_PDN	7	Power down option of high speed terminal resistor.	
	LINESTATE_SEL	6	Line state mode report selection in HS mode. 0 = Normal. 1 = Select RX_CHIRP as line state.	
	EOP40_DET_DELAY_CNT[2:0]	5:3	HS EOP_40 window delay for disconnect detection. (1T = 1/120 MHz). 00 = No delay. 01 = Delay 1T. 10 = Delay 2T. 11 = Delay 3T. (Default value is 2).	
	FL_SEL_OVERRIDE	2	Full/Low speed mode select override value. 0 = Normal. 1 = Controlled by register fs_ls_sel (bit-1).	
	NRZI_OVERRIDE	1	NRZI enable controlled by register. 0 = Normal. 1 = Controlled by nrzi_en (bit-3).	
500	BITSTUFF_OVERRIDE	0	Bit-stuff enable controlled by register. 0 = Normal. 1 = Controlled by bitstuff_en (bit-4).	
02h	REG3E09	7:0	Default : 0x30 Access : R/W	
(3E09h)	UTMI_TX_WAIT_CNT[3:0]	7:4	TX HS delay for min inter-packet 32 bit-time wait state. (1T = $1/120$ MHz). 000 = zero wait state. 001 = 1T 101 = 6T. 111 = 7T. (Default is 3).	



LITERAT	Dogietor	/Dam	le _ 4	ı

UTMI Reg	JTMI Register (Bank = 1F)				
Index (Absolute)	Mnemonic	Bit	Description		
	TX_OUT_SEL_MULTI_PHA SE[1:0]	3:2	UTMI TX OUT multi cycle phas 00 = Phase 0. 01 = Phase 1. 10 = Phase 2. 11 = Phase 3.	se selection.	
TX_IN_SEL_MULTI_PHAS E[1:0] 1:0 UTMI TX IN Multi cycle phase selection. 00 = Phase 0. 01 = Phase 1. 10 = Phase 2. 11 = Phase 3.		selection.			
03h	REG3E0C	7:0	Default : 0x20	Access : R/W	
(3E0Ch)	OTG_DUAL_ROLE	7	Enable OTG dual role mode. 0 = Register control. 1 = Normal function. (OTG mode).		
	HS_STAGE_SELECT[1:0]	6:5	RX HS data recovery reference 00 = 1 stage. 01 = 2 stages. 00 = 3 stages. 01 = 4 stages. (Default is 1).	e stage control.	
	TX_FL_LATENCY_DELAY_ 1	4	TX in Full/Low speed mode de 0 = Normal (combinational out 1 = Enable (DFF out to analog	t to analog).	
0	TX_FL_EARLY_4	3	TX in fl mode 4 to 1 fifo bypas 0 = Disable. 1 = Enable.	s 1 DFF. (no use).	
150	TX_FORCE_HS_CURRENT _ENABLE	2	Force HS TX current source en 0 = Normal. 1 = Force current source.	able.	
40	UTMI_TX_SW_RESET	1	UTMI TX software reset. 0 = Normal. 1 = Enable software reset.		
	RX_SWRESET	0	UTMI RX software reset. 0 = Normal. 1 = Enable software reset.		
03h	REG3E0D	7:0	Default : 0x30	Access : R/W	
(3E0Dh)	VBUSDET_TEST[1:0]	7:6	VBUS_VALID LEVEL SELECT.		



UTMI Reg	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
	TX_RESERVED[3:0]	5:2	[1:0] = clock_switch_sel (Default is 2'b00). [2] = cid_over_dis (Default is 1). [3] = vbus_over_dis (Default is 1).	
	CDR_MODE_SEL	1	RX HS data recovery voting mode select. 0 = Old cdr mode. 1 = New cdr mode select to collect more RX edge information.	
	TX_RESET_FSM	0	Synchronous TX FSM software reset. 0 = Disable. 1 = Reset TX internal FSM engine.	
04h	REG3E10	7:0	Default : 0x00	Access : R/W
(3E10h)	CLK_EXTRA_0_EN	7	pd_bg_current: Power down b	andgap current.
	CLKTEST_EN	6	Enable test clock output. 0 = Stop. 1 = Enable.	
	-	5:2	Reserved.	
	UTMI_CLK120_EN	1	Override value to enable UTMI 120M clock source. 0 = Stop. 1 = Enable.	
	UTMI_CLK_EN	0	Override value to enable UTMI 0 = Stop. 1 = Enable.	I 30M clock source.
04h	REG3E11	7:0	Default : 0x00	Access : R/W
(3E11h)	HS_RX_ROBOUST_EN	7	Enable High speed Rx roboust	feature.
	4.61.1	6:5	Reserved.	
**	CLK214_SYN_EN	4	Enable clock synthesizer.	
15	FORCE_PLL_ON	3	Override enable to enable utm 0 = Normal. 1 = Force utmi pll always on.	i pll by register.
40	CLK_CTL_OVERRIDE	2	0 = Normal. 1 = Force clock enable by register setting.	
	XTAL12_EN	1		
	CLK_EXTRA_1_EN	0	reg_all_pass: Enable ISI impro	ovement.
05h	REG3E14	7:0	Default : 0x00	Access : R/W



UTMI Reg	UTMI Register (Bank = 1F)				
Index (Absolute)	Mnemonic	Bit	Description		
(3E14h)	CLK_EXTRA_0_INV	7	Inverse clock extra0. 0 = Normal. 1 = Inverse clock.		
	CLKTEST_INV	6	Inverse clock test. 0 = Normal. 1 = Inverse clock.		
	-	5:2	Reserved. Inverse 120MHz clock source. 0 = Normal. 1 = Inverse clock. Inverse 30MHz clock source. 0 = Normal. 1 = Inverse clock.		
	UTMI_CLK120_INV	1			
	UTMI_CLK_INV	0			
05h	REG3E15	7:0	Default : 0x00	Access : R/W	
(3E15h)	CK_INV_RESERVED[6:0]	7:1			
	CLK_EXTRA_1_INV	0			
06h	REG3E18	7:0	Default: 0x00	Access : R/W	
(3E18h)	TEST_CLOCK_DIV_SELEC T[1:0]	7:6	UTMI test clock divider selection. 00 = /1. 01 = /2. 10 = /4. 11 = /8.		
	TEST_CLOCK_SELECT [5:0]	5:0	UTMI test clock selection. 00h = clk_120mhz_utmi_z. 01h = clk_30mhz_utmi_z. 02h = clk_120_12_1p5_mhz_tx_fsm_z. 03h = clk_120_48_6_mhz_rx_fsm_z. 04h = clk_48_6_mhz_fs_ls_rx_cdr_z. 05h = clk_120_12_1p5_mhz_rx_decoder_z. 06h = clk_10khz_power_on_fsm_z. 07h = clk_1khz_pll_clk_ready_timer_z. 08h = clk_extra_ref_0_z. 09h = clk_extra_ref_1_z. Other = N.A.		
06h	REG3E19	7:0	Default: 0x00	Access: R/W	



)UC	No .	2011	በ1በበ	177

	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
(3E19h)	UTMI_CKINV_EN_SEL [1:0]	7:6	00 = Select phase 0. 01 = Select phase 1. 10 = Select phase 2. 11 = Select phase 3. (Default is 1). 4 UTMI 30MHz clock enable generated by 120MHz. 00 = Select phase 0. 01 = Select phase 1. 10 = Select phase 2. 11 = Select phase 3. (Default is 3). (Refer to UTMI_CKINV_EN_SEL offset is 2). 2 Extra clock 1 divider selection. 00 = 480MHz /2. 01 = 480MHz /3. 10 = 480MHz /4. 11 = 480MHz /5.	
	UTMI_CK_EN_SEL[1:0]	5:4		
	CLK_EXTRA1_DIV_SELEC T[1:0]	3:2		
	CLK_EXTRA0_DIV_SELEC T[1:0]	1:0		
07h	REG3E1C	7:0	Default : 0x00	Access : RO
(3E1Ch)	UTMI_DIGITAL_\$TATUS [7:0]	7:0	Default: 0x00 UTMI digital part status report. 1. Status [0]: Error flag in elasticity buffer. 0 = normal. 1 = elasticity buffer error. 2. Status [1]: Sync pattern error detected status. 0 = normal. 1 = sync strip error. 3. Status [2]: EOP error detected status. 0 = normal. 1 = EOP error. 4. Status [3]: Bit-stuffer error status in Full/Low speed mode 0 = normal. 1 = bit stuff error. 5. Status [4]: Underflow status in elasticity buffer. 0 = not underflow.	



UTMI Reg	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
			1 = underflow. 6. Status [5]: Overflow status 0 = not overflow. 1 = overflow. 7. Status [6]: Reserved. 8. Status [7]: UTMI interrupt status 0 = no IRQ. 1 = IRQ active. 9. Status [8]: Enable Chirp function 0 = normal. 1 = chirp. 10. Status [9]: Enable Chirp function 0 = normal. 1 = chirp. 11. Status [10]: Disconnect status 0 = connected. 1 = disconnect. 12. Status [11]: TX FSM non-identification 0 = idle. 1 = busy. 13. Status [12]: RX FSM non-identification 0 = idle. 1 = busy. 14. Status [13]: Low speed mode. 15. Status [14]: Full speed mode. 15. Status [14]: Full speed mode. 16. Status [15]: High speed mode. 16. Status [15]: High speed mode. 1 = high speed mode.	action while UTMI as a device. Inction while UTMI as a host. Inction while UTMI as a device. Inction while UTMI as a host. Inction while UTMI a
07h	REG3E1D	7:0	Default : 0x00	Access : RO
(3E1Dh)	UTMI_DIGITAL_STATUS [15:8]	7:0	See description of '3E1Ch'.	
08h	REG3E20	7:0	Default : 0x00	Access : R/W
(3E20h)	SE0_SET	7	Enable HS 45 ohm resistor on. 0 = Normal. 1 = Force 45 ohm resistor on.	



UTMI RE	egister (Bank = 1F)			
Index (Absolute	Mnemonic)	Bit	Description	
	UTMI_INT_CLR	6	Write 1 & write 0 will clear utmi interrupt. 0 = stand by. 1 = clear interrupt.	
	FORCE_TX_NONBUSY	5	Force UTMI RX side always input tx_busy signal control. 0 = Normal. 1 = Force tx_busy is 0.	
	FORCE_RX_NONBUSY	4 Force UTMI TX side always input rx_busy signal contr 0 = Normal. 1 = Force rx_busy is 0.		
	TEST_BUS_SELECT[3:0]	3:0	UTMI test bus selection for debugging. 0000 = select test 0. 0001 = select test 1. 0010 = select test 2. 1111 = select test 15. (Refer to note 1).	
08h	REG3E21	7:0	Default: 0x00 Access: R/W	
(3E21h)	HS_TX_OVERRIDE	7	Enable HS tx controlled by register. 0 = Normal. 1 = Enable override mode.	
	ERROR_FLAG_CLR	6	 Write 1 & write 0 to clear error flag in digital status (addres 7). 0: Disable. 1: Enable clear error flag. 	
X	PHY_MODE_ENABLE	5	Enable UTMI in Phy mode. 0 = Normal. 1 = set UTMI in/out ports from pad.	
	POWER_GOOD_RST	4	SW reset for power good signal. 0 = Normal. 1 = Software reset instead of powergood reset.	
	TX_OVERRIDE	3	Enable FL tx controlled by register. 0 = Normal. 1 = Enable override mode.	
	TX_SE0 2 Override FL tx send SE0. 0 = Disable SE0.			
	TX_EN	1	Override FL tx enable. 0 = Disable tx.	



$) \cap C$	No ·	2011010027	

UTMI Re	egister (Bank = 1F)				
Index (Absolute)	Mnemonic	Bit	Description	Description	
			1 = Force tx enable.		
	TX_DATA	0	Override FL tx data. 0 = transmit 0. 1 = transmit 0.		
09h	REG3E24	7:0	Default : 0xFF Ac	ccess : R/W	
(3E24h)	DEGLITCH_ENZ	7	Register to enable deglitch module. 0 = Enable vdd2low deglitch function. 1 = Disable. Register to enable reset signal of vdd2low. 0 = Enable to output vdd2low_rst signal. 1 = Normal. Register to set vdd2low deglitch period.		
	VDD2LOW_RST_ENZ	6			
	DEGLITCH_PRD[5:0]	5:0			
09h	REG3E25	7:0	Default : 0x00 Ac	ccess : R/W	
(3E25h)	TEST_P1	7	Enable Port-1 debug port.		
	IB_RTERM_TEST[2:0]	6:4	HS RTERM current test.		
	REG_TEST[2:0]	3:1	REG_TEST_p1: Regulator test (po	ort 1 only).	
	USBSYN_RST	0			
0Ah	REG3E28	7:0		ccess : R/W	
(3E28h)	XCVRSEL[1;0]	7:6	7:6 Override value to set XCVRSEL value (MAC to UTMI). 00 = high speed. 01 = full speed. 10 = low speed. 11 = N.A.		
40	OPMODE[1:0]	5:4			
IDDIG		3	Override value to set IDDIG value. (UTMI to MAC). 0 = Connected plug is a mini-A. 1 = Connected plug is a mini-B.		
	SESSEND	2	Override value to set SESSEND va (UTMI to MAC). 0 = Vbus > 0.8 V.	alue.	



IITMT	Register	(Bank =	1 F

UTMI Register (Bank = 1F)					
Index (Absolute)	Mnemonic	Bit	Description		
			1 = Vbus < 0.2 V.		
	AVALID	1	Override value to set A-port value. (UTMI to MAC). 0 = Vbus < 0.8 V. 1 = Vbus > 2.0 V. Override value to set VBUS VALID value. (UTMI to MAC). 0 = Vbus < 4.4 V. 1 = Vbus > 4.75 V.		
	VBUSVALID	0			
0Ah	REG3E29	7:0	Default : 0x00	Access : R/W	
(3E29h)	-	7:6	Reserved.		
	HOST_CHIRP_DET	5	HOST_CHIRP_DET.		
	USB_BOND_SET 4 Override value for option USB_BOND. 0 = Two port UTMI settings. 1 = One port UTMI setting.		_BOND.		
USB_BOND_OVD		3	Override bonding option USB_BOND. 0 = Normal. 1 = Bonding controlled by register.		
	SUSPENDM	2	Override value to control SUSI 0 = device in suspend mode. 1 = device in normal mode.	PENDM.	
	MACMODE_OVD	10	Override enable to control ma 0 = Normal. 1 = Change Mac control signa		
50	TERMSEL	0	Override value to set TERMSEL value. (MAC to UTMI). 0 = high speed. 1 = full/low speed.		
0Bh	REG3E2C	7:0	Default : 0x00	Access : R/W	
(3E2Ch)	SYNTHESIZE_NF[7:0]	7:0	Digital synthesizer clock frequency setting. MPLL clock divided by N.f setting. N = 5 bits. F = 27 bits.		
0Bh	REG3E2D	7:0	Default : 0x00	Access : R/W	
(3E2Dh)	SYNTHESIZE_NF[15:8]	7:0	See description of '3E2Ch'.	1	
0Ch	REG3E30	7:0	Default : 0xCC	Access : R/W	
(3E30h)	SYNTHESIZE_NF[23:16]	7:0	See description of '3E2Ch'.	See description of '3E2Ch'.	



	Semiconductor Doc No : 2011010027					
UTMI Reg	jister (Bank = 1F)					
Index (Absolute)	Mnemonic	Bit	Description			
0Ch	REG3E31	7:0	Default : 0x23	Access : R/W		
(3E31h)	SYNTHESIZE_NF[31:24]	7:0	See description of '3E2Ch'.			
10h	REG3E40	7:0	Default : 0x00	Access : R/W		
			Default: 0x00 1. PLL_TEST[0]: PLL reference ir (accompanied with PLL_TEST[0]): 00 = Naked crystal input. 01 = Reserved+K98. 10 = Synthesized clock. 11 = Buffered crystal input. 2. PLL_TEST[2:1]: PLL loop divided 00 = / 40. 01 = / 20. 10 = / 10. 11 = / (PLL_TEST[7:3]) / 2. 3. PLL_TEST[7:3]: PLL loop divided 000000 = / 65. 000001 = NA. 000010 = / 3. 000011 = / 4 111111 = / 64. 4. PLL_TEST[9:8]: PLL test clock PLL_TCKOD, source select. 00 = FBCK33. 01 = REFCK33. 10 = FBCK18. 11 = CLK480 to digital.	nput clock selection [0]). }. der selection. der control from 3 to 65 (N+1).		
		11 = CLK480 to digital. 5. PLL_TEST[11:10]:PLL test clock outputs, PLL_TO PLL_TCKOD, post-divider dividing ratio selection 00 = /1. 01 = /2. 10 = /4. 11 = /8. 6.				



UTMI Re	JTMI Register (Bank = 1F)				
Index (Absolute)	Mnemonic	Bit	Description		
			PLL_TEST[13:12]:CLK480 to digital output phase selection.		
			00 = A0.		
			01 = A90.		
			10 = A0B.		
			11 = A90B.		
			7.		
			PLL_TEST[15:14]:HS transmitter serializer CLK480 phase		
			selection.		
			00 = A0.		
			01 = A90.		
			10 = A0B.		
			11 = A90B. 8.		
			PLL_TEST[16]:ENDISC.		
			PLL charge pump control.		
			When PLL_TEST[19], ENAUTO=0 and ENDISC=1, charge		
			pump can pull up or down PLL VTRL by EXTDISC.		
			9.		
	• (2		PLL_TEST[17]:EXTDISC.		
	O		When PLL_TEST[19], ENAUTO=0 and PLL_TEST[16],		
			ENDISC=1.		
			0 = Pull down PLL VCTL.		
			1 = Pull up PLL VCTL.		
	69 0		10.		
	O BY	5	PLL_TEST[18]: ENLOCKZ.		
	C GV		Disable PLL lock detector.		
	1,2		0 = PLL lock detector disabled.		
			1 = PLL lock detector enabled.		
5	47		11.		
			PLL_TEST[19]:ENAUTO.		
			Enable PLL lock-up prevention.		
60			0 = PLL lock-up prevention disabled.		
			1 = PLL lock-up prevention enabled. 12.		
4			PLL_TEST[20]:ENDCC.		
			Enable VCO clock duty cycle correction.		
			0 = Duty cycle correction disabled.		
			1 = Duty cycle correction enabled.		
			13.		
			PLL_TEST[22:21]:TVCO control.		



	oc. No.: 2011010027 JTMI Register (Bank = 1F)				
Index (Absolute)	Mnemonic	Bit	Description		
			00 = 0. 01 = 960MHz. 10 = 0. 11 = 480MHz. 114. PLL_TEST[23]:CLK480 to digital output source selection. 0 = Phase selected by PLL_TEST[13:12]. 1 = Phase fixed from TVCO. 15. PLL_TEST[24]:ENINV. CLK120 to HS transmitter serializer phase selection. 0 = CLK120 rising edge selected. 1 = CLK120 falling edge selected. 16. PLL_TEST[25]:ENINVENTMUX. Enable PLL test output clock. 0 = PLL_TCKOA and PLL_TCKOD disabled. 1 = PLL_TCKOA and PLL_TCKOD enabled. 17. PLL_TEST[26]:PLL input reference selection (accompanied with PLL_TEST[0]). (PLL_TEST[26], PLL_TEST[0]}. 00 = Naked crystal input. 01 = Reserved. 10 = Synthesized clock. 11 = Buffered crystal input. 18. PLL_TEST[31:27]: Reserved. 19. PLL_TEST[34:32]: ICTL33[2:0]. Charge pump current control. 000 = 100%. 001 = 200%. 010 = 50%. 011 = 150%. 100 = 75%. 101 = 175%. 110 = 25%. 111 = 125%. 20.		



UTMI Reg	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
			PLL_TEST[35]: DIS_HVFLAG_DISC. Ring oscillator supply voltage sensor state discharge control. 0 = HV_FLAG state enabled. 1 = HV_FLAG state disabled. 21. PLL_TEST[36]: ENSYN33. Charge pump mode select for reference clock source. 0 = Reference clock source from crystal input mode. 1 = Reference clock source from synthesizer input mode. 22. PLL_TEST[38:37]:Regulated voltage select. 00 = 100% (1.8V). 01 = 90%. 10 = 83%. 11 = 110%. 23. PLL_TEST[39]:Regulator reference voltage source select. 0 = Reference from VBG. 1 = Reference from 3.3V supply / Res.	
10h	REG3E41	7:0	Default : 0x00	Access : R/W
(3E41h)	PLL_TEST[15:8]	7:0	See description of '3E40h'.	
11h	REG3E44	7:0	Default : 0x00	Access : R/W
(3E44h)	PLL_TEST[23:16]	7:0	See description of '3E40h'.	
11h	REG3E45	7:0	Default : 0x00	Access : R/W
(3E45h)	PLL_TEST[31:24]	7:0	See description of '3E40h'.	
12h	REG3E48	7:0	Default : 0x00	Access : R/W
(3E48h)	PLL_TEST[39:32]	7:0	See description of '3E40h'.	
13h	REG3E4C	7:0	Default : 0x00	Access : R/W
(3E4Ch)	HS_TED_TEST[7:0]	7:0	1. HS_TED_TEST[1:0]: De-glitch 00 = 4 high-speed bit time. 01 = 6 high-speed bit time. 10 = 8 high-speed bit time. 11 = 2 high-speed bit time. 2. HS_TED_TEST[3:2]: Squelch 00 = 0mV. 01 = +12mV.	h time setting for Squelch. detector input offset selection.



UTMI Re	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
			10 = -12mV.	
			11 = 0mV.	
			3. HS_TED_TEST[7:4] : Reserved.	
13h	REG3E4D	7:0	Default : 0x00 Access : R/W	
(3E4Dh)	HS_PREAMP_TEST[7:0]	7:0	1. HS_PREAMP_TEST[1:0]: Reserved. 2. HS_PREAMP_TEST[3:2]: High-speed receiver bias cu selection. 00 = 40u. 01 = 30u. 10 = 60u. 11 = 50u. 3.	ırrent
14h	REG3E50	7:0	HS_PREAMP_TEST[7:4] : Reserved. Default : 0x00	
(3E50h)	FL_XCVR_TEST[7:0]	7:0	1. FL_XCVR_TEST[2:0]: Full/low-speed slew rate control capacitor fine tune. 000 = 1.2p. 001 = 1.3p. 010 = 1.4p. 011 = 1.5p. 100 = 0.8p.	ol
40	Mennal		101 = 0.9p. 110 = 1.0p. 111 = 1.1p. 2. FL_XCVR_TEST[5:3] : High-speed pull-down resistor of tune. 000 = 100%. 001 = 97.5%. 010 = 97.5%. 011 = 95%.	fine

Doc. No.: 2011010027 - 240 - 1/5/2011

tune.

FL_XCVR_TEST[7:6] :Full/low-speed pull down resistor fine



UTMI Reg	gister (Bank = 1F)					
Index (Absolute)	Mnemonic	Bit	Description			
			00 = 19.35k.			
			01 = 17.3k.			
			10 = 21.45k.			
			11 = 19.35k.	***		
			4.			
			FL_XCVR_TEST[9:8] : Full/low	-speed pull down resistor fine		
			tune.			
			00 = 1.2k.	~ O * ·		
			01 = 1.3k.			
			10 = 1.17k.			
			11 = 1.19k.5.FL_XCVR_TEST[10] : Full/low speed slew rate control current fine tune.			
			0 = current 1X.			
			1 = current 0.8X.			
			6.			
			FL_XCVR_TEST[11] : Disable Full/low speed data re-timing by			
	• 2		CLK120.			
		26	0 = Enabled.			
			1 = Disabled.			
			7.			
			FL_XCVR_TEST[12]: Enable analog test output to DM.			
	69.0	(2	0 = Disabled.			
	O BY	5	1 = Enabled.			
	6		8.			
			FL_XCVR_TEST[13] : Enable a	inalog test input from DP.		
			0 = Disabled.			
5	6, 70.		1 = Enabled. 9.			
			FL_XCVR_TEST[15:14] : Rese	rved		
14h	REG3E51	7:0	Default : 0x00	Access : R/W		
(3E51h)	FL_XCVR_TEST[15:8]	7:0	See description of '3E50h'.			
15h	REG3E54	7:0	Default : 0x00	Access : R/W		
(3E54h)	REF_TEST[7:0]	7:0	1.			
			REF_TEST[1:0] : VSPOUT volta	age control (for Squelch voltage		
			threshold).			
			00 = 0.275V.			
			01 = 0.225V.			



TMI Register (Bank = 1F)				
Mnemonic	Bit	Description		
		10 = 0.250V. 11 = 0.300V. 2. REF_TEST[3:2] : VSMOUT voltage control (for Squelch voltage threshold). 00 = 0.150V. 01 = 0.100V. 10 = 0.125V. 11 = 0.175V. 3. REF_TEST[5:4] : VCPOUT voltage control (for Disconnect voltage threshold). 00 = 0.70V. 01 = 0.60V. 10 = 0.65V. 11 = 0.75V. 4. REF_TEST[7:6] : VCMOUT voltage control (for Disconnect voltage threshold). 00 = 0.15V. 01 = 0.05V. 10 = 0.10V. 11 = 0.20V. 5. REF_TEST[9:8] : PGD comparator voltage threshold select (with hysteresis=100mV). 1.8V Threshold Vthh Vthl. 00		
		ister (Bank = 1F)		



UTMI Re	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
			to ground). 0 = Disabled. 1 = Enabled. 10. REF_TEST[14]: Reserved. 11.	o analog test output and
15h	REG3E55	7:0	Default : 0x00	Access : R/W
(3E55h)	REF_TEST[15:8]	7:0	See description of '3E54h'.	
16h	REG3E58	7:0	Default : 0x00	Access : R/W
(3E58h)	HS_TX_TEST[7:0]	7:0	1. HS_TX_TEST[2:0]: Reserved. 2. HS_TX_TEST[3]: Enable high-speed TX test clock output (accompanied with HS_TX_TEST[28]). 0 = Disable. 1 = Enable. 3. HS_TX_TEST[6:4]: High-speed TX output current adjust. 000 = 100%. 001 = 101.6%. 010 = 103.3%. 011 = 105.0%. 100 = 93.3%. 101 = 95.0%.	



jister (Bank = 1F)		
Mnemonic	Bit	Description
		110 = 96.7%. 111 = 98.3%. 4. HS_TX_TEST[8:7] : High-speed TX pre-emphasis adjust. 00 = 10.0%. 01 = 10.8%. 10 = 8.33%. 5. HS_TX_TEST[9] : Power-down High-speed TX pre-emphasis bias current. 0 = Enable. 1 = Power-down. 6. HS_TX_TEST[10] : Power-down high-speed TX current bias current. 0 = Enable. 1 = Power-down. 7. HS_TX_TEST[13:11] : HS_RTERM bias current adjust. 000 = 6/6. 001 = 7/6. 010 = 8/6. 011 = 9/6. 100 = 2/6. 101 = 3/6. 110 = 4/6. 111 = 5/6. 8. HS_TX_TEST[14] : Enable HS_TX test current output. 0 = Disable. 1 = Enable. 9. HS_TX_TEST[15] : Power-down VBUSDET_NC bias current. 0 = Enable. 1 = Power-down. 10. HS_TX_TEST[16] : Power-down HS_RX bias current. 0 = Enable. 1 = Power-down.
		jister (Bank = 1F)



UTMI Re	gister (Bank = 1F)		
Index (Absolute)	Mnemonic	Bit	Description
			HS_TX_TEST[17] : Power-down RTERM bias current.
			0 = Enable.
			1 = Power-down.
			12.
			HS_TX_TEST[18] : Power-down HS_RTERM bias current.
			0 = Enable.
			1 = Power-Down.
			13.
			HS_TX_TEST[19]: Power-down
			HS_RTERM/HS_RX/HS_TX_ITEST bias current. 0 = Enable.
			1 = Power-down.
			14.
			HS_TX_TEST[23:20] : Reserved.
			15.
			HS_TX_TEST[24] : Mute high-speed TX input data.
			0 = Normal Function.
			1 = Mute.
			16.
			HS_TX_TEST[25]: Enable pre-emphasis.
			0 = Disable.
	A 6		1 = Enable.
			17.
	(9,0)		HS_TX_TEST[26]: Enable pre-emphasis at data transition
	O D	5	edge.
	(6)		0 = Disable.
			1 = Enable.
			18.
5	6, 70,		HS_TX_TEST[27]: Enable pre-emphasis at data enable edge.
			0 = Disable. 1 = Enable.
			19.
&U	X		HS_TX_TEST[28]: Enable high-speed test clock output
			(accompanied with HS_TX_TEST[3]).
			0 = Disable.
			1 = Enable.
			20.
			HS_TX_TEST[29]: High-speed test clock output source
			selection.
			0 = PLL_TCKOA.



UTMI Reg	gister (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
			1 = HS_TX_TCKI. 21. HS_TX_TEST[31:30] : Reserve	ed.
16h	REG3E59	7:0	Default : 0x00	Access : R/W
(3E59h)	HS_TX_TEST[15:8]	7:0	See description of '3E58h'.	
17h	REG3E5C	7:0	Default : 0x00	Access : R/W
(3E5Ch)	HS_TX_TEST[23:16]	7:0	See description of '3E58h'.	AO**
17h	REG3E5D	7:0	Default : 0x00	Access : R/W
(3E5Dh)	HS_TX_TEST[31:24]	7:0	See description of '3E58h'.	
18h	REG3E60	7:0	Default : 0x00	Access : RO
	[7:0]	7:0	Status report for utmi atop. Status [0]: UTMI pll lock status. Status [1]: UTMI pll flag. Status [2]: UTMI pll flag. Status [3]: UTMI pll clock test status. Status [4]: Power good status. Status [5]: Vbus voltage valid status. Status [6]: OTG session end status. Status [7]: Pad CID status. Status [8]: OTG connector Type-B valid status. Status [9]: OTG connector Type-A valid status. Status [13:10]: Reserved. Status [14]: loop back test failed. Status [15]: loop back test finish.	
18h	REG3E61	7:0	Default : 0x00	Access : RO
(3E61h)	UTMI_ANALOG_STATUS[1 5:8]	7:0	See description of '3E60h'.	
19h	REG3E64	7:0	Default : 0x00	Access : R/W
(3E64h)	PG_TX_LENGTH[7:0]	7:0	TX data length for internal pat $(0\sim255 \text{ bytes})$.	tern gen.
19h	REG3E65	7:0	Default : 0x00	Access : R/W
(3E65h)	PG_RESERVED[4:0]	7:3	Reserved register.	
0: Normal.		Select fixed data to transmit. 0: Normal. 1: Enable to transmit random	data.	
	PG_TX_MODE	1	Select random data to transm 0: Normal.	it.



	Semiconductor Doc. No. 2011010027						
UTMI Reg	UTMI Register (Bank = 1F)						
Index (Absolute)	Mnemonic	Bit	Description				
			1: Enable to transmit random	data.			
	PG_TX_GO	0	Tx data enable to transmit for	internal pattern gen.			
1Ah	REG3E68	7:0	Default : 0x00	Access : R/W			
(3E68h)	PG_TX_DATA[7:0]	7:0	Pattern Gen TX initial data set	ting.			
1Ah	REG3E69	7:0	Default : 0x00	Access : R/W			
(3E69h)	PG_TX_DATA[15:8]	7:0	See description of '3E68h'.				
1Bh	REG3E6C	7:0	Default: 0x01	Access : R/W			
(3E6Ch)	PG_TX_INC[7:0]	7:0	Pattern Gen TX data incremental value setting.				
(3ECDL)	REG3E6D	7:0	Default : 0x00	Access : R/W			
	PG_TX_INC[15:8]	7:0	See description of '3E6Ch'.				
1Ch	REG3E70	7:0	Default : 0x01	Access : RO, R/W			
(3E70h)	ASRST_ON	7	Asynchronous reset for new FL module.				
	DM1_STATUS	6	Port 1 DM line status.				
	DP1_STATUS	5	Port 1 DP line status.				
	DM_STATUS	4	Port 0 DM line status.				
	DP_STATUS	3	Port 0 DP line status.				
	SELPORT	2	Port select for usb_xcvr switch. 0: Selected port0. 1: Selected port1.				
	VIGEN_PDN	1 (VIGEN_PDN.	-			
	EN_CK_192	0	Enable usb_xcvr 192MHz clock out.				
1Ch	REG3E71	7:0	Default : 0x00	Access : R/W			
(3E71h)	RESERVED2[7:0]	7:0	Reserved register 2.				



Doc. No.: 2011010027

FCIE3 Register (Bank = 20)

FCIE3 Re	FCIE3 Register (Bank = 20)							
Index (Absolute)	Mnemonic	Bit	Description					
00h	REG4600	7:0	Default : 0x00	Access : R/W				
(4600h)	SDIO_INT	7	SDIO interrupt event.					
	-	6:4	Reserved.					
	MS_DATA_END	3	MS/MSPro data transaction complete event.					
	SD_DATA_END	2	SD/MMC data transaction complete event.					
	SD_CMD_END	1	SD/MMC card command and response transaction complete event.					
	MMA_DATA_END	0	MMA data transaction complete event.					
00h	REG4601	7:0	Default : 0x00	Access : R/W				
(4601h)	-	7	Reserved.					
	MMA_LAST_DONE_INT	6	MMA Last Done interrupt event.					
	POWER_SAVE_INT	5	Power saving mode complete interrupt event.					
	NC_R2N_ECCCOR_INT	4	Software correct ecc error in RIU2NAND mode interrupt event.					
	CARD_DMA_END	3	Card interface DMA end interrupt.					
	NC_R2N_RDY_INT	2	RIU2NAND job end interrupt event.					
	NC_JOB_END	1	NAND job end interrupt event.					
	MIU_WR_RANGE_ERR	0	MIU write protection out of range event.					
01h (4604h)	REG4604	7:0	Default : 0x00	Access : R/W				
	SDIO_INT_EN	7	SDIO_INT interrupt enable.					
	4,5',0	6:4	Reserved.					
	MS_DATA_EN	3	MS_DATA_END interrupt enable.					
6	SD_DATA_END_EN	2	SD_DATA_END interrupt enable.					
	SD_CMD_END_EN	1	SD_CMD_END interrupt enable.					
	MMA_DATA_EN	0	MMA_DATA_END interrupt enable.					
01h	REG4605	7:0	Default : 0x00	Access : R/W				
(4605h)		7	Reserved.					
	MMA_LAST_DONE_INT_EN	6	MMA Last Done interrupt enable.					
	-	5	Reserved.					
	NC_R2N_ECCCOR_INT_EN	4	Software correct ecc error in RIU2NAND mode interrupt enable.					
	CARD_DMA_END_EN	3	Card interface DMA end interrupt enable.					

Access: R/W



04h

REG4611

FCIE3 Register (Bank = 20) **Index Mnemonic Description** (Absolute) 2 NC_R2N_RDY_INT_EN RIU2NAND job end interrupt enable. NAND job end interrupt enable. NC JOB ENDEN 1 MIU_WR_RANGE_ERR_EN 0 MIU write protection range interrupt enable. 02h 7:0 Default : 0x00 **REG4608** Access: RO, R/W (4608h) 7:6 Reserved. FIFO_CLKRDY Data fifo clock ready. MIU_REQUEST_RST Mask MIU interface request, high active. 3 MIU data scramble function enable. DATA_SCRAMBLE_EN JOB RW DIR Specify whether this DMA cycle is Read or Write. 0: Read from card (data write to DRAM). 1: Write to card (data read from DRAM). MMA W PRIORITY 1 MIU write request priority. 0: Low priority. 1: High priority. MMA_R_PRIORITY MIU read request priority. 0: Low priority. 1: High priority. 02h **REG4609** 7:0 Default : 0x00 Access: R/W (4609h) 7:3 Reserved. MIU BUS CTRL MIU bus burst length selection enable. 0: Disable, length = 512-byte/MIU bus width. 1: Enable, length = reg_miu_bus_type. MIU BUS TYPE[1:0] 1:0 MIU bus burst length. 0: 8 burst. 1: 16 burst. 2: 32 burst. 03h REG460C 7:0 Default : 0x00 Access: R/W (460Ch) DMA_ADDR_26_16[7:0] 7:0 DMA Address[26:16]. 03h REG460D 7:0 Default: 0x00 Access: R/W (460Dh) MIU0/MIU1 selection, default 0 = MIU0. MIU SELECT 7 6:3 Reserved. 2:0 | See description of '460Ch'. DMA_ADDR_26_16[10:8] Access: R/W 04h **REG4610** 7:0 Default: 0x00 (4610h) 7:0 DMA Address[15:0]. DMA_ADDR_15_0[7:0]

7:0 Default: 0x00



	FCIE3 Register (Bank = 20)							
Index (Absolute)	Mnemonic	Bit	Description					
(4611h)	DMA_ADDR_15_0[15:8]	7:0	See description of '4610h'.					
05h	REG4614	7:0	Default : 0x00	Access : R/W				
(4614h)	SDIO_STS_CHG	7	SDIO card plug-in or re	move status change.				
	-	6:2	Reserved.					
	MS_STS_CHG	1	MS/MSPro card plug-in or remove status change.					
	SD_STS_CHG	0	SD/MMC card plug-in or remove status change.					
06h (4618h)	REG4618	7:0	Default : 0x00	Access : R/W				
	SD_CARD_DET_SRC	7	SD card-detect pin select. 0: SD_CDZ.					
			1: SD_DAT3.					
	-	6:2	Reserved.					
	MS_STS_EN	1	MS/MSPro card status change interrupt enable.					
	SD_STS_EN	0	SD card status change i	nterrupt enable.				
06h	REG4619	7:0	Default : 0x00	Access : R/W				
(4619h)	-	7:2	Reserved.					
	SDIO_CARD_DET_SRC	1	SDIO card detect pin select. 0: SDIO_CDZ. 1: SDIO_DAT3.					
	SDIO_STS_EN	0	SDIO_DATS. SDIO card status change interrupt enable.					
07h	REG461C		Default : 0x00	Access : RO				
(461Ch)	SDIO_DET_N	7.0	SDIO card detection status.					
,	-		Reserved.					
	MS_DET_N	1	MS/MSPro card detection status.					
X	SD_DET_N	0	SD/MMC card detection status.					
07h	REG461D	_	Default : 0x00	Access : RO				
(461Dh)	-	7:1		Access i No				
	NF RBZ STS	0	Nand of rbz pin status.					
08h ~ 08h		_	Default : -	Access : -				
(4620h ~	_	-	Reserved.					
4621h)			NOSCI VCU.	.				
09h ~ 09h	-	7:0	Default : -	Access : -				
(4624h ~	-	-	Reserved.					
4625h)								
0Ah	REG4628	7:0	Default : 0x00	Access : R/W				



FCIE3 Register (Bank = 20) **Index Mnemonic Bit Description** (Absolute) (4628h) 7:6 Reserved. NC EN NAND controller interface enable. 4:3 Reserved. MS_EN MS card interface enable. SD EN 1 SD/MMC card interface enable. MMA_ENABLE MIU DMA enable, job finish auto clear. Note: Before setting this bit, make sure JOB_BL_CNT, MIU_DMA1, JOB_RW_DIR and MIU DMA0 have been updated. 0Bh REG462C 7:0 Default : 0x00 Access: R/W (462Ch) JOB_BL_CNT[7:0] 7:0 Total block counts for this job. (Card unit: sector. SDIO & Nand unit: reg_sdio_blk_size9_0). 0Bh REG462D 7:0 Default : 0x00 Access: R/W (462Dh) TR JOB CNT MANUAL Manual mode for content of reg_tr_bk_cnt. 0: Hardware auto mode. 1: Manual mode. TR_JOB_CNT_SRC Select remainder job count of card or MIU. 0: Card remainder job count. 1: Miu remainder job count. 5:4 Reserved. JOB BL CNT[11:8] 3:0 | See description of '462Ch'. 0Ch **REG4630** 7:0 Default : 0x00 Access: RO (4630h) TR_BK_CNT[7:0] 7:0 Real time number of remainder sectors to be transferred. 0Ch **REG4631** 7:0 Default : 0x00 Access: RO (4631h) 7:4 Reserved. TR_BK_CNT[11:8] 3:0 See description of '4630h'. 0Dh 7:0 Default : 0x00 **REG4634** Access: R/W (4634h) 7 Reserved. CIF_RSP_SIZE[6:0] 6:0 Expected response size (byte count) for SD/MMC card. Expected register read size (byte count) for MS/MSPro card. 01: 1 byte.

Doc. No.: 2011010027 - 251 - 1/5/2011

40: 64 bytes.



FCIE3 Register (Bank = 20)								
Index (Absolute)	Mnemonic	Bit	Description					
0Dh	REG4635	7:0	Default : 0x00	Access : R/W				
(4635h)	SD_DELAY_SEL_7_0[7:0]		SD delay cell selection 10 bits. [1:0]: select 4 delay cells on data bus [0], [4]. [3:2]: select 4 delay cells on data bus [1], [5]. [5:4]: select 4 delay cells on data bus [2], [6]. [7:6]: select 4 delay cells on data bus [3], [7].					
0Eh (4638h)	REG4638	7:0	Default : 0x00	Access : R/W				
	-	7	Reserved.					
	CIF_CMD_SIZE[6:0]	6:0	Command transfer size (byte count) for SD/MMC and MS/MSPro card. 01: 1 byte. 40: 64 bytes.					
0Eh (4639h)	REG4639	7:0	Default : 0x00	Access : R/W				
	-	7:3	Reserved.					
	SD_DELAY_EN	2	SD bus add delay cell for SSO issue,. Enable register.					
	SD_DELAY_SEL_9_8[1:0]	1:0	SD delay cell selection 10 bits. [9:8]: select 4 delay cells on command line.					
0Fh	REG463C	7:0	Default : 0x00	Access : R/W				
(463Ch)	CARD_WD_CNT[7:0]	7:0	Expected data word count transferred through CIF FIFO. 0x00 represents 256 words. (CMD6 for SD card, CMD8/14/19 for MMC card).					
10h	REG4640	7:0	Default : 0x00	Access : R/W				
(4640h)	MMC_BUS_TEST	7	Test MMC bus type through CIF Data FIFO.					
	SD_DATSYNC	6	Synchronize data bus, for SD1.1 specification.					
40	SD_DEST	5 SD/MMC data transfer destination.0: Data FIFO.1: CIF FIFO.		destination.				
	SD_CS_EN	4	Set to enable clock auto-stop feature, which will stop CLK between read blocks when Data FIFO is full. 0: Auto-stop is disabled. 1: Auto-stop is enabled.					
	SDDRL	3	Firmware writes 1 to drive SD interface, data bus and command line low.					



FCIE3 Register (Bank = 20) **Index Mnemonic Description** (Absolute) SD_DAT_LINE1 10: Use DAT7-0 line. SD DAT LINEO 00: Use DAT0 line. 01: Use DAT3-0 line. SD_CLK_EN SD MIF output clock enable. 10h 7:0 Default : 0x00 **REG4641** Access: R/W (4641h) 7:5 Reserved. SDIO_PORT_SEL SDIO port selection, 0-SDIO port1, 1-SDIO port2. SD_DMA_RD_CLK_STOP 3 SD read DMA stop clock when DMA end. 2SD_1CLK_SRC Clock control of card port, when SDIO port active. 0: Clock off. 1: Clock on. SDIO SD BUS SW SDIO interface and SD/MMC card interface select. Default is SD/MMC card interface active and SDIO interface idle. Set 1 to have SDIO interface go active, and SD/MMC card interface stay idle. SDIO RDWAIT When reading block data while Data FIFO is busy, hardware will drive SD DAT1 to low, to inform card controller that host is busy. Active high. 11h **REG4644** 7:0 Default : 0x00 Access: R/W (4644h) 7:5 Reserved. SD_DTRX_DIR SD/MMC data transfer direction. 0: Read from card. 1: Write to card. SD/MMC data transmit/receive enable (job finish SD DTRX EN auto clear). SD CMD EN SD/MMC transmit command enable (job finish auto clear). SD/MMC receive command response enable. SD_RSP_EN SD RSPR2 EN 0 SD/MMC receive command response for R2 type. 11h **REG4645** 7:0 Default : 0x00 Access: R/W (4645h) 7:4 Reserved.



SD_DAT_STSNEG

SD_DAT_STSERR

FCIE3 Register (Bank = 20) **Index Mnemonic Bit Description** (Absolute) SDIO_DET_INT_SRC SDIO interrupt source selection in sdio int mod=0 or 1. 0-edge trigger, 1-level trigger. SDIO interrupt detect function switch, active SDIO_DET_ON high. SDIO_INT_MOD = 10: Single block read/write SDIO_INT_MOD1 interrupt detect. SDIO_INT_MOD = 11: Multi-block read/write interrupt detect. SDIO_INT_MOD = 00: Continuous interrupt SDIO_INT_MOD0 detect. SDIO_INT_MOD = 01: CMD12 or IO Abort command interrupt detect. 12h **REG4648** 7:0 Default : 0x00 Access: RO, R/W (4648h) 7 Reserved. SD_CARD_BUSY SD card busy status, 1-SD card busy. 5 SD_WR_PRO_N SD card write protect. SD CMDRSP CERR Received command phase: Response CRC error event. Transmitted command phase: SD CMD NORSP Response timeout event (time out = 64 clocks), which means there is no response on CMD line.

program error. SD_DAT_CERR Received data phase CRC error event. 12h **REG4649** 7:0 Default : 0x00 Access: RO (4649h) SD_DAT7 SD DATA Line 7. SD_DAT6 SD DATA Line 6. SD DAT5 5 SD DATA Line 5. SD DAT4 SD DATA Line 4.

Transmitted data phase:

Transmitted data phase:

and host needs to resend data.

"CRC status = negative" from SD/MMC card, which means a transmission error has occurred,

"CRC status = error" from SD/MMC card, which means SD/MMC card has encountered a flash

Doc. No.: 2011010027 - 254 - 1/5/2011



FCIE3 Re	gister (Bank = 20)		
Index (Absolute)	Mnemonic	Bit	Description
	SD_DAT3	3	SD DATA Line 3.
	SD_DAT2	2	SD DATA Line 2.
	SD_DAT1	1	SD DATA Line 1.
	SD_DAT0	0	SD DATA Line 0.
13h	REG464C	7:0	Default : 0x00 Access : R/W
(464Ch)	BS_DLY2	7	MSPro BS line output delay select bit 2.
	BS_DLY1	6	MSPro BS line output delay select bit 1.
	BS_DLY0	5	MSPro BS line output delay select bit 0.
	DAT_DLY2	4	MSPro data line output delay select bit 2.
	DAT_DLY1	3	MSPro data line output delay select bit 1.
	DAT_DLY0	2	MSPro data line output delay select bit 0.
	MS_DAT_LINE1	1	01: Use DAT3-0 line.
	MS_DAT_LINE0	0	00: Use DAT0 line.
13h	REG464D	7:0	Default : 0x00 Access : R/W
(464Dh)	-	7:5	Reserved.
	MSP_DELAY_EN	4	MSPro bus add delay cell enable.
	TPC3	3	MS/MSPro Transfer Protocol Command register bit 3.
	TPC2	2	MS/MSPro Transfer Protocol Command register bit 2.
	TPC1	1	MS/MSPro Transfer Protocol Command register bit 1.
X.O	TPC0	0	MS/MSPro Transfer Protocol Command register bit 0.
14h	REG4650	7:0	Default : 0x00 Access : R/W
(4650h)	MSP_CTL_DELAY_SEL_9_0[1:0]	7:6	MSPro control signal delay cell selection.
40	Tre.		[1:0]: select 4 delay cells on msp_dat0. [3:2]: select 4 delay cells on msp_dat1. [5:4]: select 4 delay cells on msp_dat2. [7:6]: select 4 delay cells on msp_dat3. [9:8]: select 4 delay cells on msp_bs.
	MSP_CTL_DELAY_EN	5	MSPro control signal delay cell enable.



FCIE3 Re	gister (Bank = 20)				
Index (Absolute)	Mnemonic	Bit	Description		
	MS_DEST	4	Setting with MS_DTRX_ 0: Page data (512 bytes FIFO. 1: Page data (512 bytes		
	MS_BURST	3	MS/MSPro burst mode e	enable.	
	MS_BUS_DIR	2	MS/MSPro transfer bus direction. 0: Read from card. 1: Write to card (must be set along with MS_REGTRX_EN or MS_DTRX_EN).		
	MS_DTRX_EN	1	MS/MSPro data transfer enable. (job finish auto clear). MS/MSPro register transfer enable. (Job finish auto clear).		
	MS_REGTRX_EN	0			
14h	REG4651	7:0	Default : 0x00	Access : R/W	
(4651h)	MSP_CTL_DELAY_SEL_9_0[9:2]	7:0	See description of '4650h'.		
15h	REG4654	7:0	Default : 0x00	Access: RO, R/W	
(4654h)	-	7:6	6 Reserved.		
	MS_CERR	5	MS/MSPro data bus CRO	C error.	
	MS_TOUT	4	MS/MSPro response har	ndshaking timeout.	
	MS_DAT3	3	MSPro data line 3 status	5.	
	MS_DAT2	2	MSPro data line 2 status	5.	
	MS_DAT1	1	MSPro data line 1 status	5.	
	MS_DAT0	0	MS/MSPro data line 0 st	atus.	
15h	REG4655	7:0	Default : 0x00	Access : R/W	
(4655h)		7:5	Reserved.		
40	MS_CTL_DELAY_SEL_3_0[3:0]	4:1	MS control signal delay [1:0]: select 4 delay cel [3:2]: select 4 delay cel	ls on ms_dat0.	
	MS_CTL_DELAY_EN	0	MS control signal delay	cell enable.	
1Bh	REG466C	7:0	Default : 0x00	Access : R/W	
(466Ch)	SDIO_BLK_SIZE12_0[7:0]	7:0			
1Bh	REG466D	7:0	Default: 0x00	Access : R/W	



FCIE3 R	egister (Bank = 20)			
Index (Absolute)	Mnemonic)	Bit	Description	
(466Dh)	SDIO_BLK_MOD	7	SDIO block mode enable.	
	-	6:5	Reserved.	
	SDIO_BLK_SIZE12_0[12:8]	4:0	See description of '46	66Ch'.
1Ch	REG4670	7:0	Default : 0x00	Access: R/W
(4670h)	SDIO_MEM_ADDR15_0[7:0]	7:0	SDIO memory address[15:0] (byte offset).	
1Ch	REG4671	7:0	Default : 0x00	Access: R/W
(4671h)	SDIO_MEM_ADDR15_0[15:8]	7:0	See description of '46	570h'.
1Dh	REG4674	7:0	Default : 0x00	Access : R/W
(4674h)	SDIO_MEM_ADDR28_16[7:0]	7:0	SDIO memory address	ss[28:16] (byte offset).
1Dh	REG4675	7:0	Default : 0x00	Access : R/W
(4675h)	-	7:5	Reserved.	
	SDIO_MEM_ADDR28_16[12:8]	4:0	See description of '4674h'.	
1Eh	REG4678	7:0	Default : 0x00	Access : RO
(4678h)	-	7:4	Reserved.	
	SDIO_DAT3_0[3:0]	3:0	SDIO data lines 3-0.	
1Eh	REG4679	7:0	Default : 0x00	Access : RO
(4679h)	-	7:4	Reserved.	
	SDIO2_DAT3_0[3:0]	3:0	SDIO2 data lines 3-0.	
1Fh	REG467C	7:0	Default : 0x00	Access : RO
(467Ch)	NC_R2N_COUNT_9_0[1:0]	7:6	RIU2NAND word coul	nter[9:0].
	NC_R2N_CS[3:0]	5:2	RIU2NAND state mad	hine.
	NFC2MI_RW	1	DMA read/write direction o: MIU/RIU to NAND. 1: NAND to MIU/RIU.	
	-	0	Reserved.	
1Fh	REG467D	7:0	Default : 0x00	Access : RO
(467Dh)	NC_R2N_COUNT_9_0[9:2]	7:0	See description of '46	57Ch'.
20h	REG4680	7:0	Default : 0x00	Access : R/W
(4680h)		7	Reserved.	
	R2N_DO_END	6	Assert a pulse to end Set by SW, auto clear	
	R2N_DO_EN	5	Assert a pulse for RIU Set by SW, auto clear	J write each word to NAND.



FCIE3 R	egister (Bank = 20)			
Index (Absolute)	Mnemonic	Bit	Description	
	R2N_DO_START	4	Assert a pulse to start I Set by SW, auto clear b	
	R2N_DI_END	3	Assert a pulse to end R Set by SW, auto clear b	
	R2N_DI_EN	2	Assert a pulse for RIU r NAND. Set by SW, auto clear b	•
	R2N_DI_START	1	Assert a pulse to start RIU read from NAND. Set by SW, auto clear by HW.	
	R2N_MODE	0	Enable RIU directly access NAND instead of	
20h	REG4681	7:0	Default : 0x00	Access: RO, R/W
(4681h)	NC_R2N_COUNT_11_10[1:0]	7:6	RIU2NAND word counted	er[11:10].
	NFIE_DOH4_DLY1	5	Delay type = 0, 1, 2, 3.	
	NFIE_DOH4_DLY0	4	MSB data bus 4 delay of	ells selection.
	NFIE_DOL4_DLY1	3	Delay type = 0, 1, 2, 3.	
	NFIE_DOL4_DLY0	2	LSB data bus 4 delay cells selection.	
	NFIE_DO_DLY_EN	1	Enable nfie2pad_do[7:0)] delay for SSO issue.
	-	0	Reserved.	
21h	REG4684	7:0	Default : 0x00	Access : RO
(4684h)	NC_R2N_DI_DATA[7:0]	7:0	Data port for RIU read	data from NAND.
21h	REG4685	7:0	Default : 0x00	Access : RO
(4685h)	NC_R2N_DI_DATA[15:8]	7:0	See description of '4684	4h'.
22h	REG4688	7:0	Default : 0x00	Access : R/W
(4688h)	R2N_DO_DATA[7:0]	7:0	Data port for RIU write	data to NAND.
22h	REG4689	7:0	Default : 0x00	Access : R/W
(4689h)	R2N_DO_DATA[15:8]	7:0	See description of '4688	3h'.
25h	REG4694	7:0	Default : 0x00	Access : R/W
(4694h)	-	7:2	Reserved.	
	CIFD_RD_REQ	1	Force read CIF Data FI	FO 512 bytes.
	CIFC_RD_REQ	0	Force read function on bytes.	CIF Command FIFO 64
25h	REG4695	7:0	Default : 0x00	Access : R/W
(4695h)	NFIE_DOH4_16B_DLY1	7	Delay type = 0, 1, 2, 3.	
	NFIE_DOH4_16B_DLY0	6	MSB data bus 4 delay o	ells selection.



	Mnemonic	Bit	Description	
	NFIE_DOL4_16B_DLY1	5	Delay type = 0, 1, 2, 3.	
	NFIE_DOL4_16B_DLY0	4	LSB data bus 4 delay cells	selection.
	NFIE_DO_16B_DLY_EN	3	Enable nfie2pad_do[15:8]	delay for SSO issue
	-	2:0	Reserved.	
2Dh	REG46B4	7:0	Default : 0x10 A	ccess : R/W
(46B4h)	-	7	Reserved.	.1
	NAND_STOP_CE1Z_MASK	6	Mask nand ce1z inactive at sharing data pad with DISI	·
	NAND_STOP_CEZ_MASK	5	Mask nand cez inactive at read data phase whi sharing data pad with DISP.	
	SRAM_CGEN	4	SARM clock gating.	
	-	3:0	Reserved.	
2Dh	REG46B5	7:0	Default : 0x00 A	ccess : R/W
(46B5h)	-	7:2	Reserved.	
	NAND_DATA_REORDER[1:0]	1:0	NAND data pin reordering:	
	70. 00		2'b00: 15~0;.	
			2'b01: 0~15;. 2'b10: 7~0, 8~15;.	
	REG46B8		2'b11: 8~15,0~7;.	
		_	2011.0 15/0 //.	



FCIE3 Re	egister (Bank = 20)		
Index (Absolute)	Mnemonic	Bit	Description
(46B8h)	BYTE_VLD_7_0[7:0]	7:0	MIU bus width is 64-bit, SW can select byte offset position for DMA transmission. BYTE_VLD[7:0]: hFF, valid data start on bus [63:0]. BYTE_VLD[7:0]: hFE, valid data start on bus [63:8]. BYTE_VLD[7:0]: hFC, valid data start on bus [63:16]. BYTE_VLD[7:0]: hF8, valid data start on bus [63:24]. BYTE_VLD[7:0]: hF0, valid data start on bus [63:32]. BYTE_VLD[7:0]: hE0, valid data start on bus [63:40]. BYTE_VLD[7:0]: hC0, valid data start on bus [63:48]. BYTE_VLD[7:0]: h80, valid data start on bus [63:56].
30h	REG46C0	7:0	Default: 0x00 Access: RO, R/W
(46C0h)	CF_PAD_SWAP	7	CF pad function swap.
	SD_PAD_SWAP	6	SD pad function swap.
	XD_BUS_PORT_SEL	5	XD pad function swap.
	CMD_BISTFAIL	4	CMD FIFO 128-byte BIST Test Fail.
	CIFD_BISTFAIL	3	CIF FIFO_D 512-byte BIST Test Fail.
	CIFC_BISTFAIL	2	CIF FIFO_C 64-byte BIST Test Fail.
X	DBFB_BISTFAIL	1	Data FIFO_B 512-byte BIST Test Fail.
5	DBFA_BISTFAIL	0	Data FIFO_A 512-byte BIST Test Fail.
30h (46C1h)	REG46C1		Default : 0x58
(400111)	XD_NAND_COBUS	7	NAND and XD/SD interface shared bus, Active high.
	PING PONG_FIFO_CLK_EN	6	Ping pong fifo clock enable.
	ENDIAN_SEL	5	Endian select.
Ì	LIVER IN _SEC		Low: Little endian.
			High: Big endian.
	FCIE_SOFT_RST	4	FCIE module software reset, active low, uP program.

Doc. No.: 2011010027 - 260 - 1/5/2011



FCIE3 Re	gister (Bank = 20)			
Index (Absolute)	Mnemonic	Bit	Description	
	SD_MS_COBUS	3		ared bus, 4-bit mode bus. red with SD 4-bit bus, and D_CMD.
	DEBUG_MOD[2:0]	2:0	DEBUG_MOD [2:0] definition. 0: Disp_nand_padmux. 1: SD. 2: MS serial mode + SM. 3: MS parallel mode. 4: CF. 5: MMA. 6: DFF. 7: Nand.	
31h	REG46C4	7:0	Default : 0x00	Access : RO
(46C4h)	FCIE_DBUS_15_0[7:0]	7:0	Debug bus [15:0].	
31h	REG46C5	7:0	Default : 0x00	Access : RO
(46C5h)	FCIE_DBUS_15_0[15:8]	7:0	See description of '46C	4 <u></u> h'.
32h	REG46C9	7:0	Default : 0x00	Access : RO
(46C9h)	FCIE_DBUS_23_16[7:0]	7:0	Debug bus [23:16].	
34h	REG46D0	7:0	Default : 0xFF	Access : R/W
(46D0h)	SD_POWER_RD_MASK[7:0]	7:0	Power save mode, read 1-valid.	data mask bits, 0-mask,
34h	REG46D1	7:0	Default : 0xFF	Access : R/W
(46D1h)	SD_POWER_RD_MASK[15:8]	7:0	See description of '46D	0h'.
35h	REG46D4	7:0	Default : 0x08	Access : RO, R/W
(46D4h)	BAT_SAVE_EVENT	7	Power save mode statu occurred, clear by reg_	•
60	RST_SAVE_EVENT	6	Power save mode statu clear by reg_sd_power_	s, Reset event occurred, _save_rst=0.
1	RIU_SAVE_EVENT	5	Power save mode statu occurred, clear by reg_	
	_	4	Reserved.	
	SD_POWER_SAVE_RST	3	Software reset Power S '0' to reset HW.	ave HW, default is '1', set
Ì			_	

POWER_SAVE_MODE_INT_EN

2 Power Save interrupt enable, high active.



Semicol	110027			
	gister (Bank = 20)			
Index (Absolute)	Mnemonic	Bit	Description	
	SD_POWER_SAVE_RIU	1	SW set register to emulate power lost event, active.	
	POWER_SAVE_MODE	0	Power Save HW enable	, high active.
37h	REG46DC	7:0	Default : 0x00	Access : R/W
(46DCh)	NAND_CTL_DELAY_SEL_11_0[7:0]	7:0	Nand control signal delay cell selection. [2:0]: select 8 delay cells on nf_rez. [5:3]: select 8 delay cells on nf_wez. [8:6]: select 8 delay cells on nf_cle. [11:9]: select 8 delay cells on nf_ale.	
37h	REG46DD	7:0	Default : 0x00	Access : R/W
(46DDh)	-	7:5	Reserved.	
	NAND_CTL_DELAY_EN	4	Nand control signal dela	ay cell enable.
	NAND_CTL_DELAY_SEL_11_0[11:8]	3:0	See description of '46DCh'.	
38h	REG46E0	7:0	Default : 0x00	Access : R/W
(46E0h)	RANGE_MIN_BYTE_ADDRESS_26_16[7:0]	7:0	MIU write range protection, minimum addinates pointer 27 bits (MIU width is 32 bits), address[26:16].	
38h	REG46E1	7:0	Default : 0x00	Access : R/W
(46E1h)	-	7:5	Reserved.	
	FORCE_MIU_WR_RANGE_ERR	4	Force MIU write protect	ion out of range event.
	MIU_WR_RANGE_ENABLE	3	MIU write protection fu	nction enable.
	RANGE_MIN_BYTE_ADDRESS_26_16[10:8]	2:0	See description of '46E0)h'.
39h	REG46E4	7:0	Default : 0x00	Access : R/W
(46E4h)	RANGE_MIN_BYTE_ADDRESS_15_0[7:0]		MIU write range protection, minimum address pointer 26 bits (MIU width is 32 bits),	
5	TCATOL_MIT_DTTL_ADDICESS_15_0[7.0]	7:0	5 1	•
39h	REG46E5		pointer 26 bits (MIU wid	•
39h (46E5h)	41,40		pointer 26 bits (MIU wide address[15:0].	Access : R/W
	REG46E5	7:0 7:0	pointer 26 bits (MIU wid address[15:0]. Default : 0x00	Access : R/W
(46E5h)	REG46E5 RANGE_MIN_BYTE_ADDRESS_15_0[15:8]	7:0 7:0	pointer 26 bits (MIU wide address[15:0]. Default : 0x00 See description of '46E4	Access: R/W Access: R/W tion, maximum address
(46E5h) 3Ah	REG46E5 RANGE_MIN_BYTE_ADDRESS_15_0[15:8] REG46E8	7:0 7:0 7:0 7:0	pointer 26 bits (MIU wide address[15:0]. Default: 0x00 See description of '46E4 Default: 0x00 MIU write range protect pointer 26 bits (MIU wide	Access: R/W Access: R/W tion, maximum address
(46E5h) 3Ah (46E8h)	REG46E5 RANGE_MIN_BYTE_ADDRESS_15_0[15:8] REG46E8 RANGE_MAX_BYTE_ADDRESS_26_16[7:0]	7:0 7:0 7:0 7:0	pointer 26 bits (MIU wide address[15:0]. Default: 0x00 See description of '46E4 Default: 0x00 MIU write range protect pointer 26 bits (MIU wide address[26:16].	Access: R/W th'. Access: R/W tion, maximum address ofth is 32 bits),

Doc. No.: 2011010027 - 262 - 1/5/2011



FCIE3 Re	egister (Bank = 20)				
Index (Absolute)	Mnemonic	Bit	Description		
3Bh	REG46EC	7:0	Default : 0x00	Access : R/W	
(46ECh)	RANGE_MAX_BYTE_ADDRESS_15_0[7:0]	7:0	7:0 MIU write range protection, maximum pointer 26 bits (MIU width is 32 bits), address[15:0].		
3Bh	REG46ED	7:0	Default : 0x00	Access : R/W	
(46EDh)	RANGE_MAX_BYTE_ADDRESS_15_0[15:8]	7:0	See description of '46ECh'.		
3Ch	REG46F0	7:0	0 Default : 0x00 Access : RO		
(46F0h)	MIU_WRRANGE_ERR_ADDR_26_16[7:0]	7:0	MIU write range protect MIU_WRRANGE_ERR_A		
3Ch	REG46F1	7:0	Default : 0x00	Access : RO	
(46F1h)	-	7:3	Reserved.		
	MIU_WRRANGE_ERR_ADDR_26_16[10:8]	2:0	See description of '46F0)h'.	
3Dh	REG46F4	7:0	Default : 0x00	Access : RO	
(46F4h)	MIU_WRRANGE_ERR_ADDR_15_0[7:0]	7:0	MIU write range protection error address,. MIU_WRRANGE_ERR_ADDR_15_0.		
3Dh	REG46F5	7:0	Default: 0x00 Access: RO Default: 0x00 Access: RO Default: 0x00 Access: RO		
(46F5h)	MIU_WRRANGE_ERR_ADDR_15_0[15:8]	7:0			
40 h	REG4700	7:0	Default : 0x04	Access : R/W	
(4700h)	NC_CHK_RB_STS_DIS	7	While executing wait_rb instruction, state machine checks R/B falling and rising edge status. 0: Enable. 1: Disable.		
Sta	NC_CHK_RB_HIGH	6			
40	NC_WP_AUTO	5	NAND WPZ controlled by firmware. 0: Software control. 1: Hardware auto mode	,	
	NC_WP_EN	4	NAND WPZ controlled b 0: WPZ is Low. 1: WPZ is High.	y software.	



ECTE2	Pogistor.	/Bank	· - 20

FCIE3 Re	gister (Bank = 20)				
Index (Absolute)	Mnemonic	Bit	Description		
	NC_CE_AUTO	3	firmware. 0: Software control. 1: Hardware auto mode.		
	NC_CE_EN	2			
	NC_CE_SEL[1:0]	1:0			
40h	REG4701	7:0	Default: 0x00	Access : R/W	
(4701h)	RESERVED_BYTE0[3:0]	7:4	Reserved.		
	NC_INST_DELAY_NUM[3:0]	3:0	Cycle count for delay instruction execute.		
41h	REG4704	7:0	0 Default : 0x00 Access : R/W		
(4704h)	NC_RD_HW[1:0]	7:6	Cycle count for RDJ hig	h width.	
	NC_WR_LW[2:0]	5:3	Cycle count for WRJ low width.		
S.CO	NC_WR_HW[2:0]	2:0	Cycle count for WRJ high width. 000: 1 clock cycle. 001: 2 clock cycle. 010: 3 clock cycle. 011: 4 clock cycle. 100: 5 clock cycle. 101: 6 clock cycle. 111: 8 clock cycle.		
41h	REG4705	7:0	Default : 0x00	Access : R/W	
(4705h)	NC_BCH_DEB_SEL	7	Debug mode signals mu 0: Ecc bch_top group0_ 1: Ecc bch_top group1_	dbus.	

Access: R/W



43h

	FCIE3 Register (Bank = 20)						
Index (Absolute)	Mnemonic	Bit	Description				
	NC_DEB_SEL[2:0]	6:4	Debug mode signals mux out selection. 000: Disable. 001: Dpif_dbus. 010: Bramctrl_dbus. 011: Ecc_dbus. 100: Nfcas_dbus. 101: Instq_dbus.				
	NC_RD_LW[2:0]	3:1	Cycle count for RDJ low width.				
	NC_RD_HW[2]	0	See description of '4704h'.				
42h	REG4708	7:0	Default : 0x00 Access : RO				
(4708h)	-	7:2	Reserved.				
	NC_STCHK_ERRH8		Status check for High 8 Data Bus. 0: OK. 1: Error.				
	NC_STCHK_ERRL8		Status check for Low 8 Data Bus. 0: OK. 1: Error.				
			111011				

7:0 Default : 0x00

Doc. No.: 2011010027 - 265 - 1/5/2011



(4710h)

NC_AUXREG_DATA[7:0]

FCIE3 Re	gister (Bank = 20)		
Index (Absolute)	Mnemonic	Bit	Description
(470Ch)	NC_AUXREG_ADR_WD[7:0]	7:0	Word address. 0x00 ~ 0x07 Command Registers (Hard Wired, Read Only). 0x08 ~ 0x0A Command Registers (R/W). 0x0B ~ 0x16 Address Register Sets (COL2+ROW4) x4. 0x18 Repeat count (10 bits). 0x19 Random data count. (10 bits, read data must be word alignment). ex: (1) read 6 bytes data => 0x44 should be 10h'006. ex: (2) read 7 bytes data => 0x44 should be 10h'008. ex: (3) write 6 bytes data => 0x44 should be 10h'006. ex: (4) write 7 bytes data => 0x44 should be 10h'007. 0x1A Random address offset. (8 bits, CIF_D address). 0x1B Status Check Mask(H8), Expect(L8). 0x1C Wait_Idle_Cnt (8 bits) for Wait_Idle_Inst. 0x20 ~ 0x2F Instruction Queue.
44h	REG4710	7:0	Default : 0x00 Access : R/W

S	MESO		 0x44 Write can be consecutive once 0x43 set. 0x44 Read CAN'T be consecutive due to riu_w as clock. Must write 0x43 first then read 0x44. 	
44h	REG4711	7:0	Default : 0x00	Access : R/W
(4711h)	NC_AUXREG_DATA[15:8]	7:0	See description of '4710	h'.
45h	REG4714	7:0	Default : 0x00	Access : R/W
(4714h)	NC_INST_HB_SEL	7	Instruction Queue Address while job start. 0: 00~0F. 1: 10~1F.	ess Higher Bank selection

7:0 16 bit data port for Auxiliary Registers.



FCIE3 Re	CIE3 Register (Bank = 20)					
Index (Absolute)	Mnemonic	Bit	Description			
	NC_NONEFF_NUM[1:0]	6:5	"ECC_DI !=0Xffff " for scheck(treated as blank of the color of the col	skipping ECC		
	-	4	Reserved.	O Y I		
	NC_DIR_DOWNSTREAM	3	NAND Flash data transformation (MIU). 0: Read from flash. 1: Write to flash.	er direction for data FIFO		
	NC_INST_HB_SEL_RPT	2	Instruction Queue Address while repeat. 0: 00~0F. 1: 10~1F.	ess Higher Bank selection		
	NC_CIFC_ACCESS	1	NAND Controller directly 0: Disable. 1: Enable.	y access CIF_C.		
	NC_JOB_START	0	Start to execute instruct and exit until BREAK or	tion queue from 1st byte error encountered.		
45h	REG4715	7:0	Default : 0x00	Access : RO		
(4715h)		7:2	Reserved.			
	CHK_ALLONE	1	Check if all one when pa	n page read.		
	CHK_ALLZERO	0	Check if all zero when p	page read.		
46h	REG4718	7:0	Default : 0x00	Access : RO		
(4718h)	NF_STCHK_DI_L8[7:0]	7:0	Low 8 Status Read from Check Status command	NAND Flash after issuing "70".		
46h	REG4719	7:0	Default : 0x00	Access : RO		
(4719h)	NF_STCHK_DI_H8[7:0]	7:0	High 8 Status Read from Check Status command	n NAND Flash after issuing "70".		
47h	REG471C	7:0	Default : 0x00	Access : R/W		



FCIE3 Register (Bank = 20) **Mnemonic Index Bit Description** (Absolute) (471Ch) NC_SER_PART_START_INDEX[0] The sector index which to start this serial partial transaction when $NC_SER_PART_MODE = 1$. 6'h00: start from 1st sector. 6'h01: start from 2nd sector. 6'h02: start from 3rd sector. 6'h03: start from 4th sector. 6'h3F: start from 63rd sector. 6:1 Transfer sector count to hit when NC_SER_PART_CNT[5:0] NC SER PART MODE = 1. (Note: total sector size should be less than page size). 6'h00: 1 sector. 6'h01: 2 sectors. 6'h02: 3 sectors. 6'h03: 4 sectors. 6'h3F: 63 sectors. NC_SER_PART_MODE Serial Partial Mode. If set, in action SER_DATA_IN/SER_DATA_OUT, data transferred are sector size bytes xN. 47h 7:0 Default : 0x00 REG471D Access: R/W (471Dh) 7:5 Reserved. NC_SER_PART_START_INDEX[5:1] 4:0 | See description of '471Ch'. 48h **REG4720** 7:0 Default: 0x00 Access: R/W (4720h) SECTOR SPARE SIZE[7:0] 7:0 Spare area size of each sector in NAND FLASH. (Must be word alignment, bit[0] should be zero). 48h **REG4721** 7:0 Default: 0x00 Access: R/W (4721h) 7:6 Reserved. NC_ONE_COL_ADR Flash Address contains only one column address cycle. 0: 2 column address bytes. 1: 1 column address byte (use MSB of column address register). NC_AUTO_RANDOM_DIS Disable hardware auto support Nand flash random read/write command (Random Data Read 05-E0.Random Data Input 85).

Doc. No.: 2011010027 - 268 - 1/5/2011



Doc No : 2011	nductor man				
FCIE3 Re	egister (Bank = 20)				
Index (Absolute)	Mnemonic	Bit	Description		
	NC_RANDOM_MODE	3	NAND random IN/OUT access enable. (Data transfer to CIFD or Spare MIU address depend on reg_spare_dest).		
	NC_SPARE_ECC_BYPASS	2	Not protect ecc for spare data (only BCH us		
	NC_SPARE_BYPASS	1	If set, don't write spare area to CIFD (nc_cifc_wen tied to 1).		
	SPARE_DEST	0	NAND spare area data destination/source. 0: Transfer spare data to/from CIFD. 1: Transfer spare data to/from Ping-pong (MIU).		
49h	REG4724	7:0	Default : 0x00 A	ccess : R/W	
(4724h)	SPARE_SIZE[7:0]	7:0	Total spare area size of ear FLASH (must be word align zero).		
49h	REG4725	7:0	Default : 0x00 A	ccess : R/W	
(4725h)	-	7:3	Reserved.		
	SPARE_SIZE[10:8]	2:0	See description of '4724h'.		
4Ah	REG4728	7:0	Default : 0x00 A	ccess : R/W	
(4728h)	NC_RPT_ADR2_SEL[1:0]	7:6	Select NAND Address2 inc repeat. 000: 9'h001. 001: 9'h002. 010: 9'h004. 011: 9'h020. 100: 9'h040. 101: 9'h080. 110: 9'h100. 111: 9'h000.	remented unit while	
40	NC_RPT_ADR1_SEL[2:0]	5:3	Select NAND Address1 inc repeat. 000: 9'h001. 001: 9'h002. 010: 9'h004. 011: 9'h020. 100: 9'h040. 101: 9'h080. 110: 9'h100. 111: 9'h000.	remented unit while	

Doc. No.: 2011010027 - 269 - 1/5/2011



FCIE3 Re	gister (Bank = 20)			
Index (Absolute)	Mnemonic	Bit	Description	
	NC_RPT_ADR0_SEL[2:0]	2:0	Select NAND Address0 i repeat. 000: 9'h001. 001: 9'h002. 010: 9'h004. 011: 9'h020. 100: 9'h040. 101: 9'h080. 110: 9'h100. 111: 9'h000.	incremented unit while
4Ah	REG4729	7:0	Default : 0x00	Access : R/W
repeat 000: 9 001: 9 010: 9 100: 9 101: 9 110: 9			Select NAND Address3 incremented unit while repeat. 200: 9'h001. 201: 9'h002. 2010: 9'h004. 2011: 9'h020. 200: 9'h040. 201: 9'h080. 201: 9'h100. 201: 9'h000.	
4Bh	NC_RPT_ADR2_SEL[2] REG472C	7: 0	Default : 0x00	Access : R/W
(472Ch)	SIGN_EXPECT_DATA0[7:0]		NAND Signature check:	-
4Bh	REG472D	7:0	Default : 0x00	Access : R/W
(472Dh)	SIGN_EXPECT_DATA1[7:0]	7:0	NAND Signature check:	expect data 1.
4Ch	REG4730	7:0	Default : 0x00	Access : R/W
(4730h)	SIGN_COMP_ADDR0[7:0]	7:0	NAND Signature check:	compare address 0.
4Ch	REG4731	7:0	Default : 0x00	Access : R/W
(4731h)	SIGN_COMP_ADDR1[7:0]	7:0	NAND Signature check:	compare address 1.
4Dh	REG4734	7:0	Default : 0x00	Access: RO, R/W
(4734h)	-	7:5	Reserved.	
	SIGN_MISMATCH1_STS	4	NAND Signature check: (0: OK / 1: Mismatch).	Status check for data 1
	SIGN_MISMATCH0_STS	3	NAND Signature check: (0: OK / 1: Mismatch).	Status check for data 0

Doc. No.: 2011010027 - 270 - 1/5/2011



Index (Absolute)	Mnemonic	Bit	Description		
	SIGN_CLR_STS	2	NAND Signature check:	clear mismatch status.	
	SIGN_STOP_RUN	1	NAND Signature check: when data mi stop run.		
	SIGN_CHECK_EN	0	NAND Signature check:	enable.	
4Eh	REG4738	7:0	Default : 0x00	Access : R/W	
(4738h)	SPARE_MEM_ADDR15_0[7:0]	7:0	NAND spare memory ac	ddress[15:0] (byte offse	
4Eh	REG4739	7:0	Default : 0x00	Access : R/W	
(4739h)	SPARE_MEM_ADDR15_0[15:8]	7:0	See description of '4738	3h'.	
4Fh	REG473C	7:0	Default : 0x00	Access : R/W	
(473Ch)	SPARE_MEM_ADDR28_16[7:0]	7:0	NAND spare memory acoffset).	ddress[28:16] (byte	
4Fh (473Dh)	REG473D	7:0	Default: 0x00	Access : R/W	
	-	7:5	Reserved.		
	SPARE_MEM_ADDR28_16[12:8]	4:0	See description of '473Ch'.		
50h	REG4740	7:0	Default : 0x00	Access : R/W	
(4740h)	NC_ECCERR_NSTOP	7	 NAND Flash "ECC Uncorrectable Error None Stop while upstream (NAND -> MIU). 0: Disable. 1: Enable. 		

Doc. No.: 2011010027 - 271 - 1/5/2011



FCIE3 Re	CIE3 Register (Bank = 20)					
Index (Absolute)	Mnemonic	Bit	Description			
	NC_ECC_MODE[3:0] NC_PAGE_MODE[2:0]		Select ecc algorithm mode. 4'b0000: 512 bytes, BCH code, 4-bit correct ability. 4'b0001: 512 bytes, BCH code, 8-bit correct ability. 4'b0010: 512 bytes, BCH code, 12-bit correct ability. 4'b0011: 512 bytes, BCH code, 16-bit correct ability. 4'b0100: 512 bytes, BCH code, 20-bit correct ability. 4'b0101: 512 bytes, BCH code, 24-bit correct ability. 4'b0101: 1K bytes, BCH code, 24-bit correct ability. 4'b0111: 1K bytes, BCH code, 32-bit correct ability. 4'b1001: 512 bytes, BCH code, 32-bit correct ability. 4'b1000: 512 bytes, RS code, 4 symbol correct ability. 4'b1001 ~ 4'b1111: reserved. Select nand page size. 3'b000: 512 bytes. 3'b010: 4K bytes. 3'b101: 4K bytes. 3'b101: 32K bytes. 3'b101: 32K bytes. 3'b101: 32K bytes.			
50h	REG4741	7:0	Default : 0x00 Access : R/W			
(4741h)	NC_WORD_MODE	7	NAND data bus width 0: 8 bits 1: 16 bits.			
40	NC_SHARE_PAD_EN	6	NAND share pad with DISP IP 0: disable 1: enable.			
	-	5:3	Reserved.			
	NC_ECC_BYPASS	2	Bypass ECC (skip ECC check/generate) while datransfer upstream or downstream (redundant area CIF_C being written for upstream but not f downstream). 0: Disable. 1: Enable.			



Semicol Doc No : 20110	nductor		TTCIIIIIII	ry Data Sneet Version 0.1	
	gister (Bank = 20)				
Index (Absolute)	Mnemonic	Bit	Description		
	NC_ALLONE_ECC_CHECK	1	Enable NAND erase blo	ck ecc check.	
	NC_DYNGATED_EN	0	Dynamic Gated Clock el 0: Disable 1: enable.	nable.	
51h	REG4744	7:0	Default : 0x00	Access : RO	
(4744h)	-	7	Reserved.		
	MAX_ECC_COR_NUM[5:0]	6:1	Maximum number of EC a sector during this DM.	CC correctable error bits in A transaction.	
	ECC_ERROR_FLAG	0	ECC Uncorrectable error happened during this DMA transaction.		
51h	REG4745	7:0	Default : 0x00	Access : RO	
(4745h)	-	7:6	Reserved.		
	NC_ECC_SEC_CNT[5:0]	5:0	Current sector count whereor (NC_ECC_FLAG =		
52h	REG4748	7:0	Default : 0x00	Access : RO	
(4748h)	DMA_ECC_COR_NUM[7:0]	7:0	Total sector count of will error happened during	hich has ECC correctable this DMA transaction.	
52h	REG4749	7:0	Default : 0x00	Access : RO	
(4749h)	-	7:4	Reserved.		
	DMA_ECC_COR_NUM[11:8]	3:0	See description of '4748	ßh'.	
53h	REG474C	7:0	Default : 0x00	Access : RO	
(474Ch)	ECC_ERROR_NUM[5:0]	7:2	Number of correctable error.		
Sign	NC_ECC_FLAG[1:0]	1:0	ECC Flag. 2'b00: No error encountered. 2'b01: Correctable error encountered. 2'b10: Uncorrectable error encountered. 2'b11: ECC code error. (RS code only).		
53h	REG474D	7:0	Default : 0x00	Access : R/W	
(474Dh)	-	7:5	Reserved.		
	NC_SEL_ECC_LOC[4:0]	4:0	Select ecc error location	1.	
54h	REG4750	7:0	Default : 0x00	Access : RO	
(4750h)	ECC_ERROR_LOC[7:0]	7:0	ECC Error location.		
54h	REG4751	7:0	Default : 0x00	Access : RO	
(4751h)	ECC_ERROR_LOC[15:8]	7:0	See description of '4750)h'.	
55h	REG4754	7:0	Default: 0x05	Access : R/W	



Doc. No.: 2011010027						
FCIE3 Register (Bank = 20)						
Index (Absolute)	Mnemonic	Bit	Description			
(4754h)	NF_READ_CMD0[7:0]	7:0	Configure command0 for auto random read.			
55h	REG4755	7:0	Default : 0xE0	Access : R/W		
(4755h)	NF_READ_CMD1[7:0]	7:0	Configure command1 for auto random read.			
56h	REG4758	7:0	Default : 0x85	Access: R/W		
(4758h)	NF_WRITE_CMD[7:0]	7:0	Configure command for	auto random write.		
56h	REG4759	7:0	Default : 0x00	Access: R/W		
(4759h)	-	7:4	Reserved.			
	NC_HWCMD_DELAY_NUM[3:0]	3:0	Cycle count for delay au	to random command		
			execute.			

Doc. No.: 2011010027 - 274 - 1/5/2011



RTC Register (Bank = 24)

	ster (Bank = 24)							
Index (Absolute)	Mnemonic	Bit	Description					
00h	REG4800	7:0	Default : 0x34	Access : RO, R/W				
(4800h)	PG_VRTC	7	Power good of Ido vrtc.					
	VDD_RTC_STATUS	6	VDD_RTC power good status Auto set to 1 when reg_load_ Can be sw reset by reg_pg_r	_en.				
	EN_MSKCMP_SUBCNT	5	Enable mask compare subcnt. 0: Mask compare subcnt (default). 1: Unmask compare subcnt.					
	CNT_EN	4	Enable RTC count.					
	PG_RST	3	Reset power good register.					
	RTC_RST	2	Software reset // reset rtc_cal and rtc_irq.					
	LOAD_EN	1	Enable load for loading value into RTC counter.					
	VDD_RTC_GOOD	0	VDD_RTC power good status	5.				
00h	REG4801	7:0	Default : 0x00	Access : RO				
(4801h)	BGOK_MUX	7	Bankgap mux ok flag; read only flag.					
	CHRG_PGIN	6	Charger plug-in flag; read only flag.					
	PG_STDLDO	5	Std Ido power good; read on	ly flag.				
	REF_BKLDO_OK	4	Buck reference and std Ido o	k flag; read only flag.				
	REF_OK	3	Reference gen ok flag; read	only flag.				
	BG_OK	2	Bankgap ok flag; read only fl	ag.				
	PG_VABB	1	Vabb power good flag; read	only flag.				
~~	RTC_32K_OK	0	Rtc 32k ok flag.					
01h	REG4804	7:0	Default : 0x00	Access : R/W				
(4804h)	LOAD_VAL[7:0]	7:0	RTC counter load value.					
01h	REG4805	7:0	Default : 0x00	Access : R/W				
(4805h)	LOAD_VAL[15:8]	7:0	See description of '4804h'.					
02h	REG4808	7:0	Default : 0x00	Access : R/W				
(4808h)	LOAD_VAL[23:16]	7:0	See description of '4804h'.					
02h	REG4809	7:0	Default : 0x00	Access : R/W				
(4809h)	LOAD_VAL[31:24]	7:0	See description of '4804h'.					
03h	REG480C	7:0	Default : 0x00	Access : RO				
(480Ch)	SEC_CNT[7:0]	7:0	Second counter; by snapshot.					



Doc. No.: 20110	ster (Bank = 24)			
		D:A	Description	
Index (Absolute)	Mnemonic	Bit	Description	
03h	REG480D	7:0	Default : 0x00	Access : RO
(480Dh)	SEC_CNT[15:8]	7:0	See description of '480Ch'.	
04h	REG4810	7:0	Default : 0x00	Access : RO
(4810h)	SEC_CNT[23:16]	7:0	See description of '480Ch'.	
04h	REG4811	7:0	Default : 0x00	Access : RO
(4811h)	SEC_CNT[31:24]	7:0	See description of '480Ch'.	
05h	REG4814	7:0	Default : 0x00	Access : RO
(4814h)	SUB_CNT[7:0]	7:0	Sub counter by snapshot (for	dividing XTAL to 1 Hz).
05h	REG4815	7:0	Default : 0x00	Access : RO
(4815h)	-	7	Reserved.	
	SUB_CNT[14:8]	6:0	See description of '4814h'.	
06h	REG4818	7:0	Default : 0xFF	Access : R/W
(4818h)	MSKCMP_SUBCNT[7:0]	7:0	MSKCMP_SUBCNT[15:0], 1 to	mask sub_cnt comapre.
06h	REG4819	7:0	Default : 0xFF	Access : R/W
(4819h)	MSKCMP_SUBCNT[15:8]	7:0	See description of '4818h'.	·
07h	REG481C	7:0	Default: 0x00	Access : R/W
(481Ch)	FREQ_CW[7:0]	7:0	Frequency to add second cou	nter (default is 1s).
07h	REG481D	7:0	Default : 0x80	Access : R/W
(481Dh)	FREQ_CW[15:8]	7:0	See description of '481Ch'.	T
08h	REG4820	7:0	Default : 0x00	Access : R/W
(4820h)	MATCH_VALUE[7:0]	7:0	Match value for alarm interru	pt.
08h	REG4821	7:0	Default : 0x00	Access : R/W
(4821h)	MATCH_VALUE[15:8]	7:0	See description of '4820h'.	T
09h	REG4824	7:0	Default : 0xFF	Access : R/W
(4824h)	MATCH_VALUE[23:16]	7:0	See description of '4820h'.	
09h	REG4825	7:0	Default : 0xFF	Access: R/W
(4825h)	MATCH_VALUE[31:24]	7:0	See description of '4820h'.	
0Ah	REG4828	7:0	Default : 0x00	Access : RO
(4828h)	PMTEST	7	PMTEST flag; read only flag.	
	ONOFF	6		
	32K_FLAG	5		
	EN_STDLDO	4	Buck standby LDO enable; re	ad only flag.
	EN_BK_REFGEN	3	Buck reference gen enable; re	ead only flag.

Access: RO

Access: RO

Access: R/W



0Dh

0Dh

0Eh

(4834h)

(4835h)

(4838h)

REG4834

REG4835

REG4838

RTC_SNAPSHOT

RAW_SUB_CNT[7:0]

RAW_SUB_CNT[14:8]

Semico	nductor			
RTC Reg	ister (Bank = 24)			
Index (Absolute)	Mnemonic)	Bit	Description	
	EN_REF	2	Reference gen enable; read o	only flag.
	EN_BG	1	Bankgap enable; read only fla	ag.
	VABB_EN	0	Ldo vpm enable; read only fla	ag.
0Ah	REG4829	7:0	Default : 0x00	Access: RO, R/W
(4829h)	TESTBUS_SEL[3:0]	7:4	Select output testbus.	
	VABB_SET[1:0]	3:2	Select output voltage level,. [00]: 3.2V (default). [01]: 3.1V. [10]: 3.0V. [11]: 2.9V.	CO.1
	BAT_LOST_REBOOT_EN	1	Battery lost auto reboot enable: Disable battery lost auto re 1: Enable battery lost auto re	eboot.
	ABBRESET	0	ABBRESET; read only flag.	
0Bh	REG482C	7:0	Default: 0x00	Access : RO
(482Ch)	RAW_SEC_CNT[7:0]	7:0	Raw second counter.	
0Bh	REG482D	7:0	Default: 0x00	Access : RO
(482Dh)	RAW_SEC_CNT[15:8]	7:0	See description of '482Ch'.	
0Ch	REG4830	7:0	Default: 0x00	Access : RO
(4830h)	RAW_SEC_CNT[23:16]	7:0	See description of '482Ch'.	
0Ch	REG4831	7:0	Default : 0x00	Access : RO
(4831h)	RAW SEC CNT[31:24]	7:0	See description of '482Ch'.	

 1: Snapshot reg_sec_cnt and reg_sub_cnt.

 0Fh (483Ch)
 REG483C
 7:0 Default : 0x00
 Access : RO

 RTC_FSM_STATE[7:0]
 7:0 Rtc fsm state.

7:0

7:0

7:0

7

6:0

7:0

7:1

0

Default: 0x00

Default: 0x00

Default: 0x00

See description of '4834h'.

Snapshot for real time clock.

Reserved.

Reserved.

0: No active.

Raw sub counter (for dividing XTAL to 1 Hz).



RTC Regi	ster (Bank = 24)			
Index (Absolute)	Mnemonic	Bit	Description	
0Fh	REG483D	7:0	Default : 0x00	Access : RO
(483Dh)	RTC_FSM_STATE[15:8]	7:0	See description of '483Ch'.	
10h	REG4840	7:0	Default : 0x00	Access : R/W
(4840h)	INITIAL_FLAG[7:0]	7:0	RTC initial current time.	
10h	REG4841	7:0	Default : 0x00	Access : R/W
(4841h)	INITIAL_FLAG[15:8]	7:0	See description of '4840h'.	
11h	REG4844	7:0	Default : 0x00	Access : R/W
(4844h)	INITIAL_FLAG[23:16]	7:0	See description of '4840h'.	O
11h	REG4845	7:0	Default : 0x00	Access : R/W
(4845h)	-	7	Reserved.	
	INITIAL_FLAG[30:24]	6:0	See description of '4840h'.	
12h	REG4848	7:0	Default : 0x00	Access : R/W
(4848h)	OFFSET_FLAG[7:0]	7:0	RTC offset time.	
12h	REG4849	7:0	Default: 0x00	Access : R/W
(4849h)	OFFSET_FLAG[15:8]	7:0	See description of '4848h'.	
13h	REG484C	7:0	Default: 0x00	Access : R/W
(484Ch)	OFFSET_FLAG[23:16]	7:0	See description of '4848h'.	
13h	REG484D	7:0	Default: 0x00	Access : R/W
(484Dh)	O	7	Reserved.	
	OFFSET_FLAG[30:24]	6:0	See description of '4848h'.	
14h	REG4850	7:0	Default : 0xFF	Access : R/W
(4850h)	ALARM_FLAG[7:0]	7:0	RTC alarm flag register.	
14h	REG4851	7:0	Default : 0xFF	Access : R/W
(4851h)	ALARM_FLAG[15:8]	7:0	See description of '4850h'.	
15h	REG4854	7:0	Default : 0xFF	Access : R/W
(4854h)	ALARM_FLAG[23:16]	7:0	See description of '4850h'.	
15h	REG4855	7:0	Default : 0x7F	Access : R/W
(4855h)	-	7	Reserved.	
	ALARM_FLAG[30:24]	6:0	See description of '4850h'.	
16h	REG4858	7:0	Default : 0xFF	Access : R/W
(4858h)	EVENT1_FLAG[7:0]	7:0	RTC interrupt event1 register	
16h	REG4859	7:0	Default : 0xFF	Access : R/W
(4859h)	EVENT1_FLAG[15:8]	7:0	See description of '4858h'.	



RTC Regi	ster (Bank = 24)			
Index (Absolute)	Mnemonic	Bit	Description	
17h	REG485C	7:0	Default : 0xFF	Access: R/W
(485Ch)	EVENT1_FLAG[23:16]	7:0	See description of '4858h'.	
17h	REG485D	7:0	Default : 0x7F	Access : R/W
(485Dh)	-	7	Reserved.	
	EVENT1_FLAG[30:24]	6:0	See description of '4858h'.	
18h	REG4860	7:0	Default : 0xFF	Access : R/W
(4860h)	EVENT2_FLAG[7:0]	7:0	RTC interrupt event2 register	r. 🗸 🔘
18h	REG4861	7:0	Default : 0xFF	Access : R/W
(4861h)	EVENT2_FLAG[15:8]	7:0	See description of '4860h'.	
19h	REG4864	7:0	Default : 0xFF	Access : R/W
(4864h)	EVENT2_FLAG[23:16]	7:0	See description of '4860h'.	
19h	REG4865	7:0	Default : 0x7F	Access : R/W
(4865h)	-	7	Reserved.	
	EVENT2_FLAG[30:24]	6:0	See description of '4860h'.	
1Ah	REG4868	7:0	Default : 0xFF	Access : R/W
(4868h)	EVENT3_FLAG[7:0]	7:0	RTC interrupt event3 register	r.
1Ah	REG4869	7:0	Default: 0xFF	Access : R/W
(4869h)	EVENT3_FLAG[15:8]	7:0	See description of '4868h'.	
1Bh	REG486C	7:0	Default : 0xFF	Access : R/W
(486Ch)	EVENT3_FLAG[23:16]	7:0	See description of '4868h'.	
1Bh	REG486D	7:0	Default : 0x7F	Access : R/W
(486Dh)	- 181	7	Reserved.	
	EVENT3_FLAG[30:24]	6:0	See description of '4868h'.	
1Ch	REG4870	7:0	Default : 0x00	Access : RO
(4870h)	CURRENT_FLAG[7:0]	7:0	RTC current flag.	
1Ch	REG4871	7:0	Default : 0x00	Access : RO
(4871h)	CURRENT_FLAG[15:8]	7:0	See description of '4870h'.	
1Dh	REG4874	7:0	Default : 0x00	Access : RO
(4874h)	CURRENT_FLAG[23:16]	7:0	See description of '4870h'.	
1Dh	REG4875	7:0	Default : 0x00	Access : RO
(4875h)	-	7	Reserved.	•
	CURRENT_FLAG[30:24]	6:0	See description of '4870h'.	
1Eh	REG4878	7:0	Default : 0x00	Access : R/W



				Т
DTC	D	 /Dani	_ ۔ا	,

RTC Regis	ster (Bank = 24)					
Index (Absolute)	Mnemonic	Bit	Description			
(4878h)	-	7:6	Reserved.			
	EVENT3_FLAG_UPDATE	5	Update RTC interrupt event3	Update RTC interrupt event3 register.		
	EVENT2_FLAG_UPDATE	4	Update RTC interrupt event2 register.			
	EVENT1_FLAG_UPDATE	3	Update RTC interrupt event1	register.		
	ALARM_FLAG_UPDATE	2	Update RTC alarm register.			
	OFFSET_FLAG_UPDATE	1	Update RTC offset time.			
	INITIAL_FLAG_UPDATE	0	Update RTC initial current tin	ne.		
1Fh	REG487C	7:0	Default : 0x00	Access : R/W		
(487Ch)	-	7:4	Reserved.			
	EVENT3_INT_EN	3	RTC interrupt event3 interrupt enable.			
	EVENT2_INT_EN	2	RTC interrupt event2 interrupt	ot enable.		
EVENT1_INT_EN 1 RTC interrupt event1 interru		ot enable.				
	ALARM_INT_EN	0	RTC alarm interrupt enable.			
20h	REG4880	7:0	Default: 0x00	Access : R/W		
(4880h)	LIFE[7:0]	7:0	RTC LIFE register.			
20h	REG4881	7:0	Default: 0x00	Access : R/W		
(4881h)	LIFE[15:8]	7:0	See description of '4880h'.			
21h	REG4884	7:0	Default : 0x00	Access : R/W		
(4884h)	LIFE[23:16]	7:0	See description of '4880h'.			
21h	REG4885	7:0	Default : 0x00	Access : R/W		
(4885h)	LIFE[31:24]	7:0	See description of '4880h'.			
22h	REG4888	7:0	Default : 0x00	Access : R/W		
(4888h)	LIFE[39:32]	7:0	See description of '4880h'.			
22h	REG4889	7:0	Default : 0x00	Access : R/W		
(4889h)	LIFE[47:40]	7:0	See description of '4880h'.			
23h	REG488C	7:0	Default : 0x00	Access : R/W		
(488Ch)	LIFE[55:48]	7:0	See description of '4880h'.			
23h	REG488D	7:0	Default : 0x00	Access : R/W		
(488Dh)	Y	7:2	Reserved.			
	LIFE[57:56]	1:0	See description of '4880h'.			
25h	REG4894	7:0	Default: 0x00	Access : R/W		
(4894h)	-	7:2	Reserved.			



)UC	No ·	20110	110027	,

RTC Regi	ster (Bank = 24)				
Index (Absolute)	Mnemonic	Bit	Description		
	VABB_LQ_OV[1:0]	1:0	Overwrite control for VABB_L [0]: VABB_LQ overwrite enab [1]: VABB_LQ overwrite value	ole.	
27h	REG489C	7:0	Default: 0x00	Access : R/W	
(489Ch)	WD_EXPIRE[7:0]	7:0	Watch dog expired value (12 Need set this register at first,	•	
27h	REG489D	7:0	Default: 0x00	Access : R/W	
(489Dh)	-	7:5	Reserved.	69	
	WATCHDOG_EN	4	Enable watch dog for !PAD_P	WRHLD & !PMU_OFF 1second.	
	WD_EXPIRE[11:8]	3:0	See description of '489Ch'.		
28h	REG48A0	7:0	Default : 0x03	Access : RO, R/W	
(48A0h)	-	7:5	Reserved.		
ONOFF_SEL 4 On off PAD pull up/pull down s 0: PAD_ONOFF tie low; high le 1: PAD_ONOFF tie high; low le SEL_STDLDO_VOUT_FLAG 3 STD LDO output voltage select		level is turn-on event.			
		3	STD LDO output voltage select.		
	ABB_REF_SEL_FLAG	2	VABB reference voltage selec		
	SEL_STDLDO_VOUT	1	STD LDO. 0: 1.1V. 1: 1.2V (FSM set one before BUCK TRUN-ON).		
•	ABB_REF_SEL	0	VABB reference voltage selection: Form VBG (RTC_FSM set 0.1: From reference gen.		
29h	REG48A4	7:0	Default : 0x1F	Access : R/W	
(48A4h)		7:5	Reserved.		
	SW_EN_STDLDO	4	Buck standby LDO enable.		
	SW_EN_BK_REFGEN	3	Buck reference gen enable.		
60)	SW_EN_REF	2	Reference gen enable.		
	SW_EN_BG	1	Bankgap enable.		
	SW_VABB_EN	0	Ldo vpm enable.		
29h	REG48A5	7:0	Default : 0x00	Access : R/W	
(48A5h)	SW_PASSWD[7:0]	7:0	When SW_PASSWD = 8'hFF. D[4:0] will instead of RTC_FS	6M control.	
2Ah	REG48A8	7:0	Default : 0x00	Access : RO	
(48A8h)	-	7:2	Reserved.		



Semiconductor Doc. No.: 2011010027					
RTC Regi	ster (Bank = 24)				
Index (Absolute)	Mnemonic	Bit	Description		
	POWER_STATUS[1:0]	1:0	Keep the power status. 00: OFF mode. 01: SUSPEND mode. 10: Exhibited. 11: ON mode.	, xò	
2Bh	REG48AC	7:0	Default : 0x7F	Access : R/W	
(48ACh)	RTC_IRQ_MASK[7:0]	7:0	Mask alarm interrupt.		
2Ch	REG48B0	7:0	Default : 0x00	Access : R/W	
(48B0h)	RTC_IRQ_FORCE[7:0]	7:0	Force alarm interrupt to be 1.		
2Dh	REG48B4	7:0	Default : 0x00	Access : R/W	
(48B4h)	RTC_IRQ_CLR[7:0]	7:0	Clear alarm interrupt.		
2Eh	REG48B8	7:0	Default : 0x00	Access : RO	
(48B8h)	RTC_IRQ_RAW_STATUS[7:0]	7:0	RTC IRQ raw status: [7]: Reserved. [6]: Reg_event3_int, [5]: Reg_event2_int, [4]: Reg_event1_int, [3]: Reg_alarm_int, [2]: Rtc_match_int, [1]: Sub_cnt_match_int, [0]: ~reg_rtc_32k_ok.		
2Eh	REG48B9	7:0	Default : 0x00	Access : RO	
(48B9h)	RTC_IRQ_FINAL_STATUS[7:0]	7:0	RTC IRQ final status.		
2Fh	REG48BC	7:0	Default : 0x67	Access: R/W	
(48BCh)	RTC_INT_PASSWD[7:0]	7:0	RTC password.	T	
2Fh	REG48BD	7:0	Default : 0x04	Access : R/W	
(48BDh)	RTC_INT_PASSWD[15:8]	7:0	See description of '48BCh'.		



USBC Register (Bank = 25)

USBC Reg	USBC Register (Bank = 25)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	RST_CTRL	7:0	Default : 0x00	Access : R/W		
(2500h)	-	7	Reserved	<u> </u>		
	OTG_XIU_ENABLE	6	The OTG XIU read and write is set to 1'b0.	e operation are invalid if the bit		
	UHC_XIU_ENABLE	5	The UHC XIU read and write is set to 1'b0.	e operation are invalid if the bit		
	-	4	Reserved for port1 in dual p	oort design.		
	REG_SUSPEND_	3	Initial suspend control			
	OTG_RST	2	Write 1 to reset OTG contro	oller.		
	UHC_RST	1	Write 1 to reset UHC controller.			
	USB_RST	0	Write 1 to reset USB contro	ller.		
00h	-	7:0	Default: 0x02	Access : R/W		
(2501h)		7:4	Reserved			
		3:2	Reserved for port1 in dual p	oort design.		
	REG_VBUSVALID	1	Override vbusvalid value for port 0.			
	VBUS_SEL	0		alid in port 0. Default value is		
			select to register value.			
01h	PORT_CTRL	7:0	Default : 0x00	Access : R/W		
(2502h)	-	7:6	Reserved.			
	HSIC_EN	5	UTMI select 0: Normal UTMI			
	1,5		1: HSIC UTMI (UIC)			
X	IDPULLUP_CTRL	4	OTG idpullup control.			
5	PME_POL	3	Power management event	polarity select		
	INT_POL	2	Interrupt polarity select			
(0)	PORT_CTRL	1:0	2'b00: UHC and OTG are bo	oth disable		
			2'b01: UHC enable			
	2'b10: OTG enable 2'b11: the setting is prohibited		tod			
02h	INTERRUPT_ENABLE1	7:0	Default : 0x00	Access : R/W		
(2504h)	-	7:4	Reserved.			
	ID_CHG_INTEN	3	The interrupt enable of stat	us: ID state changed.		
	BVAL_CHG_INTEN	2	The interrupt enable of stat	_		



Doc. No.: 20110	nductor E			
USBC Reg	jister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
	AVAL_CHG_INTEN	1	The interrupt enable of state	tus: AVALID state changed.
	VBUS_CHG_INTEN	0	The interrupt enable of state changed.	tus: VBUSVALID state
03h	INTERRUPT_STATUS1	7:0	Default : 0x00	Access : R/W1C
(2506h)	-	7:4	Reserved.	
	ID_CHG_STS	3	The interrupt status: ID sta	te changed.
	BVAL_CHG_STS	2	The interrupt status: BVALI	D state changed.
	AVAL_CHG_STS	1	The interrupt status: AVALI	D state changed.
	VBUS_CHG_STS	0	The interrupt status: VBUS	VALID state changed.
04h	UTMI Signal Status	7:0	Default : 0x00	Access : RO
(2508h)	LINESTATE[1:0]	7:6	DM and DP single status.	
	SESSEND	5	UTMI status.	
	HOSTDISCON	4	Device disconnect in high s	peed mode.
	IDDIG	3 PAD CID status.2 The status of Power detector.		
	BVALID			or.
	AVALID	1	The status of Power detect	or.
	VBUSVALID	0	The status of Power detect	or.
04h	UTMI Signal Status	7:0	Default : 0x00	Access : RO
(2509h)	ID_DEB_CNT[2:0]	7:5	PAD CID debouncing count	er
	RXACTIVE	4	UTMI data interface.	
	RXVALID	3	UTMI data interface.	
	RXVALIDH	2	UTMI data interface.	
	RXERROR	1	UTMI data interface.	
6	TXREADY	0	UTMI data interface.	
05h (250Ah)	Power Management Event Enable	7:0	Default : 0x00	Access : R/W
(ZJUAII)	_	7	Reserved	
	CONN_BVAL_INTEN	6	The interrupt and PME enal	HIE CONN RVAL STS
	CONN_BVAL_INTEN	5	·	
	CONN_VBUS_INTEN	4	<u> </u>	
	RESET_INTEN	3 The interrupt and PME enable RESET_STS.		
	RESUME_INTEN	2	The interrupt and PME enal	
	DEV_DET_INTEN	1	·	
	DEA DET TIMITIM	1	The interrupt and PME enable DEV_DET_STS.	

Doc. No.: 2011010027 - 284 - 1/5/2011



Index (Absolute)	Mnemonic	Bit	it Description		
	WAKEUP_INTEN	0	The interrupt and PME ena	ble WAKEUP_STS.	
06h (250Ch)	Power Management Event Status	7:0	Default : 0x00	Access : R/W1C	
	-	7	Reserved.		
	CONN_BVAL_STS	6	OTG detect bvalid rising in will both result interrupt an	•	
	CONN_AVAL_STS	5	OTG detect avalid rising in will both result interrupt an		
	CONN_VBUS_STS	4	OTG detect PAD_VBUS rising status will both result interest	•	
	RESET_STS	3	OTG detect host send USB bus reset in suspend mode. The status will both result interrupt and PME.		
	RESUME_STS	2	OTG detect host send USB bus resume signaling in suspend mode. The status will both result interrupt an PME.		
	DEV_DET_STS	1	UHC detect device plug-in i will both result interrupt an	•	
	WAKEUP_STS	0	UHC detect device remote wakeup in suspend mode. I status will both result interrupt and PME.		
Sto	WAKEUP_STS				

Doc. No.: 2011010027 - 285 - 1/5/2011



OTG Register (Bank = 26 ~ 29)

OTG Regi	ster (Bank = 26 ~ 29)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	FADDR	7:0	Default : 0x00	Access : R/W	
	-	7	Reserved.	<u>~</u> O	
	FUNCADDR	6:0	USB address.		
01h	POWER	7:0	Default: 0x01	Access: R/W, RO	
	ISO_UPDATE	7	When set to '1', USB will wait TxPktRdy is set before sendin received before an SOF token be sent. Only Valid in isochron	g a packet. If an IN token is , a zero length data packet will	
	SOFT_CONN	6	Set '1' to pull up D+ (Access:	R/W).	
	HS_EN	5	5 Set '1' to enable high speed mode (Access: R/N		
	HS_MODE	4	Set '1' when in high speed mo	ode (Access: RO).	
	RESET	3 Set '1' when USB bus is in USB reset state (Ac		B reset state (Access: RO).	
RESUME 2 Set '1' when to issue resume state (Acc		state (Access: R/W).			
	SUSPEND_MODE	1	Set '1' when in suspend state	(Access: R/W).	
	EN_SUSPENDM	0	Enable SuspendM output (Acc	ess: R/W).	
02h	INTRTX	7:0	Default: 0x00	Access : RO	
	EP7_TX	7	Endpoint7 TX interrupt.		
	EP6_TX	6	Endpoint6 TX interrupt.		
	EP5_TX	5	Endpoint5 TX interrupt.		
	EP4_TX	4	Endpoint4 TX interrupt.		
0	EP3_TX	3	Endpoint3 TX interrupt.		
XX.C	EP2_TX	2	Endpoint2 TX interrupt.		
45	EP1_TX	1	Endpoint1 TX interrupt.		
	EP0	0	Endpoint0 interrupt.		
04h	INTRRX	7:0	Default : -	Access : RO	
	EP7_RX	7	Endpoint7 RX interrupt.		
	EP6_RX	6	Endpoint6 RX interrupt.		
	EP5_RX	5	Endpoint5 RX interrupt.		
	EP4_RX	4	Endpoint4 RX interrupt.		
	EP3_RX	3	Endpoint3 RX interrupt.		
	EP2_RX	2	Endpoint2 RX interrupt.		
	EP1_RX	1	Endpoint1 RX interrupt.		



Index (Absolute)	Mnemonic	Bit	Description		
(-	0	Reserved.		
06h	INTRTXE	7:0	Default : 0x0F	Access : R/W	
	EP7_TXE	7	Endpoint7 TX interrupt enable		
	EP6_TXE	6	Endpoint6 TX interrupt enable.		
	EP5_TXE	5	Endpoint5 TX interrupt enable.		
	EP4_TXE	4	Endpoint4 TX interrupt enable.		
	EP3_TXE	3	Endpoint3 TX interrupt enable.		
	EP2_TXE	2	Endpoint2 TX interrupt enable.		
	EP1_TXE	1	Endpoint1 TX interrupt enable.		
	EP0_TXE	0	Endpoint0 TX interrupt enable		
08h	INTRRXE	7:0	Default : 0x0E	Access : R/W	
	EP7_RXE	7	Endpoint7 RX interrupt enable.		
	EP6_RXE	6	Endpoint6 RX interrupt enable.		
	EP5_RXE	5	Endpoint5 RX interrupt enable.		
	EP4_RXE	4	Endpoint4 RX interrupt enable.		
	EP3_RXE	3 0	Endpoint3 RX interrupt enable.		
	EP2_RXE	2	Endpoint2 RX interrupt enable.		
	EP1_RXE	1	Endpoint1 RX interrupt enable.		
	-	0	Reserved.		
0Ah	INTRUSB	7:0	Default : -	Access : RO	
	VBUS_ERROR	7	VBUS dropped below VBUS valid threshold interrupt. Only valid in A device.		
	SESS_REQ	6	Session request detected interrupt.		
5	DISCON	5	Disconnection detected.		
40	CONN	4	Connection detected; only valid in host mode.		
	SOF	3	SOF interrupt.		
	RESET_BABBLE	2	Reset/babble interrupt.		
	RESUME	1	Resume interrupt when in suspend mode.		
	SUSPEND	0	Suspend interrupt.		
0Bh	INTRUSBE	7:0	Default : 0x06	Access : R/W	
	VBUS_ERROR	7	VBUS error interrupt enable.		
	SESS_REQ	6	SESSREQ interrupt enable.		
	DISCON	5	DISCON interrupt enable.		



	lister (Bank = 26 ~ 29)	T	Description		
Index (Absolute)	Mnemonic	Bit	Description		
	CONN	4	CONN interrupt enable.		
	SOF	3	SOF interrupt enable.		
	RST_BABBLE	2	Reset/babble interrupt enable. Resume interrupt enable. Suspend interrupt enable.		
	RESUME	1			
	SUSPEND	0			
0Ch	FRAME_L	7:0	Default : -	Access : RO	
	FRAME[7:0]	7:0	The last Frame number received, low byte		
0Dh	FRAME_H	7:0	Default : -	Access : RO	
	-	7:3	Reserved.		
	FRAME[10:8]	2:0	The last Frame number received, higher 3 bits.		
0Eh	INDEX	7:0	Default : 0x00	Access : R/W	
	-	7:4	Reserved.		
	EP_SEL	3:0	Before access EP1~EP3 registers, EP_SEL must be set to the corresponding endpoint (18h~27h).		
0Fh	TESTMODE	7:0	Default : 0x00	Access : R/W	
	FORCE_HOST	7	Set to force entering host mode.		
	FIFO_ACCESS	6	Set to transfer EP0 TX to EP0 RX. Cleared automatically		
			(Access: Self-clearing).		
	FORCE_FS	5	Set to force entering full speed.		
	FORCE_HS	4	Set to force entering high speed.		
	TEST_PACKET	3	Set to enter test packet defined in USB2.0 test mode.		
	TEST_K	2	Set to enter TEST_K defined in USB2.0 test mode.		
	TEST_J	1	Set to enter TEST_J defined in USB2.0 test mode.		
6	TEST_SE0_NAK	0	Set to enter TEST_SE0_NAK defined in USB2.0 test mode.		
10h	TXMAP_L	7:0	Default : 0x00	Access : R/W	
60	TXMAP[7:0]	7:0	Defines the max. Amount of the data that can be transferred through the select TX endpoint in a single operation; low		
			byte.		
11h	TXMAP_H	7:0	Default: 0x00	Access: R/W	
	TXMAP[15:11]	7:3	Defines the multiplier for the max data bytes in a transaction. The maximum data transferred in a transaction is		
			(2 ^m) _* TXMAP; higher 5 bits.		
	TXMAP[10:8]	2:0	Defines the max. Amount of the data that can be transferred		
		2.0	through the select TX endpoint in a single operation; middle 3		



OTG Regi	ster (Bank = 26 ~ 29)			
Index (Absolute)	Mnemonic	Bit	Description	
			bits.	
For EP_SEL=0), 12h~1Fh	Т	T	
12h	CSR0	7:0	Default : 0x00 Access : RO, WO	
	SERVICED_SETUPEND	7	Set to clear SETUPEND (Acces	ss: WO, auto-clear).
	SERVICED_EXPKTRDY	6	Set to clear RXPKTRDY (Access: WO, auto-clear).	
	SENDSTALL	5	Set to terminate current transpacket (Access: WO, auto-cle	
	SETUPEND	4	Set when a control transaction	n ends (Access: RO).
	DATAEND	3	Set when loading the last translast received packet (Access:	,
	SENTSTALL	2	EP0 send stall (Access: RO).	
	TXPKTRDY	1	EPO transmit ready (Access: WO, auto-clear).	
	RXPKTRDY	0	EPO receive packet ready (Access: RO).	
13h	CSR0_FLSH	7:0	Default: 0x00	Access : WO
	-	7:1	Reserved.	
	FLUSHFIFO	0	Set to flush the packet to be t FIFO (Access: WO, auto-clear	transmitted/read from the EP0
18h	COUNTO	7:0	Default : -	Access : RO
	-	7	Reserved.	
	ENDPOINTO_EX_COUNT	6:0	Received endpoint 0 RX count	t.
For EP_SEL≠0	0, 12h~1Fh: (EP1~EP3)	10	,	
12h	TXCSR1	7:0	Default : 0x00	Access : RO, WO
	- ,5'	7	Reserved.	
	CLRDATATOG	6	Set to reset the data toggle of 0 (Access: WO).	f the corresponding endpoint to
	SENTSTALL	5	Set when the stall is sent (Acc	cess: RO, auto-clear).
60	SENDSTALL	4	Set to send a stall for the IN pendpoint (Access: R/W).	packet of the corresponding TX
	FLUSHFIFO	3	Set to flush the last packet in (Access: R/W, auto-clear).	the corresponding TX FIFO
	UNDERRUN	2	Set when transmitted data (TRO, auto-clear).	XPKTRDY) is not ready (Access:
	FIFONOTEMPTY	1	Set when at least 1 packet in auto-clear).	the FIFO (Access: RO,
	TXPKTRDY	0	Set when a packet is loaded t	o the TX FIFO (Access: R/W,



OTG Register (Bank = 26 ~ 29)						
Index (Absolute)	Mnemonic	Bit	Description			
			auto-clear).			
13h	TXCSR2	7:0	Default: 0x00	Access : R/W		
	AUTOSET	7	Set '1' to make TXPKTRDY be	auto-set.		
	-	6	Reserved.			
	MODE	5	0: Set as RX FIFO. 1: Set as TX FIFO.			
	DMAREQENAB	4	Set to enable DMA transfer for endpoint.	r the corresponding TX		
	FRCDATATOG	3	Set to force the data toggle sv	vitched for the TX endpoint.		
	DMAREQMODE	2	DMA mode.			
	-	1:0	Reserved.			
14h	RXMAP_L	7:0	Default : 0x00	Access : R/W		
	RXMAP[7:0]	7:0	Max packet size of RX packet for EP1~3, lower 8 bits.			
15h	RXMAP_H	7:0	Default: 0x00	Access : R/W		
	RXMAP[15:11]	7:3	Defines the multiplier for the naximum data transferred (2 ^m)*RXMAP.	nax data bytes in a transaction. d in a transaction is		
	RXMAP[10:8]	2:0	Max packet size of RX packet	for EP1~3, middle 3 bits.		
16h	RXCSR1	7:0	Default : 0x00	Access: R/W, RO		
	CLRDATATOG	70	Set to reset the RX data toggle endpoint (Access: R/W).	e to 0 for the corresponded		
	SENTSTALL	6	Set when the stall is transmitte	ed (Access: RO).		
	SENDSTALL	5	Set to respond a stall for the O	OUT packet (Access: R/W).		
N.C	FLUSHFIFO	4	Set to flush the data in the RX	FIFO (Access: R/W).		
12	DATAERROR	3	Set when received data has Cl (Access: R/W).	RC or bit-stuffing error		
03	OVERRUN	2	Set when out data packet can't R/W, write for clear).	t be loaded to RX FIFO (Access:		
	FIFOFULL	1	Set when FIFO is full (Access:	RO).		
	RXPKTRDY	0	Set when a packet is received	(Access: R/W, write for clear).		
17h	RXCSR2	7:0	Default : 0x00	Access : R/W		
	AUTOCLR	7	Sign bit of blue color. 0: Increase. 1: Decrease.			



OTG Re	gister (Bank = 26 ~ 29)			
Index (Absolute	Mnemonic e)	Bit	Description	
	-	6	Reserved.	
	DMAREQEN	5	DMA request enable for the RX FIFO.	
	DISNYET	4	Set to disable sending NYET f	or handshaking.
	DMAREQMD	3	DMA mode setting.	
	-	2:0	Reserved.	
18h	RXCOUNT_L	7:0	Default : -	Access : RO
	RXCOUNT[7:0]	7:0	Received endpoint RX count,	low byte.
19h	RXCOUNT_H	7:0	Default : -	Access : RO
	-	7:5	Reserved.	
	RXCOUNT[12:8]	4:0	Received endpoint RX count,	high byte.
1Fh	FIFOSIZE	7:0	Default : -	Access : RO
	RXFIFOSIZE[3:0]	7:4	A CONTRACTOR OF THE CONTRACTOR	
	TXFIFOSIZE[3:0]	3:0		
20h	EPO_FIFO_ACCESS_L			Access : R/W
	EP0_FIFO_ACCESS[7:0]			te.
21h	EPO_FIFO_ACCESS_M1	7:0	Default: 0x00	Access : R/W
	EP0_FIFO_ACCESS[15:8]	7:0	EPO FIFO access port, middle	byte.
22h	EPO_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
	EP0_FIFO_ACCESS[23:16]	7:0	EPO FIFO access port, middle	byte.
23h	EPO_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EPO_FIFO_ACCESS[31:24]	7:0	EPO FIFO access port, high by	rte.
24h	EP1_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP1_FIFO_ACCESS[7:0]	7:0	EP1 FIFO access port, low by	te.
25h	EP1_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W
	EP1_FIFO_ACCESS[15:8]	7:0	EP1 FIFO access port, middle	byte.
26h	EP1_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
	EP1_FIFO_ACCESS[23:16]	7:0	EP1 FIFO access port, middle	byte.
27h	EP1_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EP1_FIFO_ACCESS[31:24]	7:0	EP1 FIFO access port, high by	rte.
28h	EP2_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[7:0]	7:0	EP2 FIFO access port, low by	te.
29h	EP2_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[15:8]	7:0	EP2 FIFO access port, middle	byte.



OTG Reg	jister (Bank = 26 ∼ 29)			
Index (Absolute	Mnemonic)	Bit	Description	
2Ah	EP2_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[23:16]	7:0	EP2 FIFO access port, middle	byte.
2Bh	EP2_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[31:24]	7:0	EP2 FIFO access port, high by	rte.
2Ch	EP3_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP3_FIFO_ACCESS[7:0]	7:0	EP3 FIFO access port, low byt	te.
2Dh	EP3_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W
	EP3_FIFO_ACCESS[15:8]	7:0	EP3 FIFO access port, middle	byte.
2Eh	EP3_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
	EP3_FIFO_ACCESS[23:16]	7:0	EP3 FIFO access port, middle	byte.
2Fh	EP3_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EP3_FIFO_ACCESS[31:24]	7:0	EP3 FIFO access port, high by	rte.
30h	EP4_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP4_FIFO_ACCESS[7:0]	7:0	EP4 FIFO access port, low byt	e.
	EP4_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W
	EP4_FIFO_ACCESS[15:8]	7:0	EP4 FIFO access port, middle	byte.
32h	EP4_FIFO_ACCESS_M2	7:0	Default: 0x00	Access : R/W
	EP4_FIFO_ACCESS[23:16]	7:0	EP4 FIFO access port, middle	byte.
33h	EP4_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EP4_FIFO_ACCESS[31:24]	7:0	EP4 FIFO access port, high by	rte.
34h	EP5_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP5_FIFO_ACCESS[7:0]	7:0	EP5 FIFO access port, low byt	e.
35h	EP5_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W
15	EP5_FIFO_ACCESS[15:8]	7:0	EP5 FIFO access port, middle	byte.
36h	EP5_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
4.0	EP5_FIFO_ACCESS[23:16]	7:0	EP5 FIFO access port, middle	byte.
37h	EP5_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
*	EP5_FIFO_ACCESS[31:24]	7:0	EP5 FIFO access port, high by	rte.
38h	EP6_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP6_FIFO_ACCESS[7:0]	7:0	EP6 FIFO access port, low byt	e.
39h EP6_FIFO_ACCESS_M1 7:0 Default: 0x00		Default : 0x00	Access : R/W	
	EP6_FIFO_ACCESS[15:8]	7:0	EP6 FIFO access port, middle	byte.
3Ah	EP6_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W



Doc. No.: 2011010027 OTG Register (Bank = 26 ~ 29)						
Index (Absolute)	Mnemonic	Bit	Description			
	EP6_FIFO_ACCESS[23:16]	7:0	EP6 FIFO access port, middle	byte.		
3Bh	EP6_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W		
	EP6_FIFO_ACCESS[31:24]	7:0	EP6 FIFO access port, high by	rte.		
3Ch	EP7_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W		
	EP7_FIFO_ACCESS[7:0]	7:0	EP7 FIFO access port, low byt	e.		
3Dh	EP7_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W		
	EP7_FIFO_ACCESS[15:8]	7:0	EP7 FIFO access port, middle	byte.		
3Eh	EP7_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W		
	EP7_FIFO_ACCESS[23:16]	7:0	EP7 FIFO access port, middle	byte.		
3Fh	EP7_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W		
	EP7_FIFO_ACCESS[31:24]	7:0	EP7 FIFO access port, high by	rte.		
60h	DEVCTL	7:0	Default : 0x00	Access : R/W, RO		
	B_DEVICE	7	0: A device. 1: B device. (Access: RO)			
	FSDEV	6	Set when high or full speed is attached. Only act in host mode (Access: RO).			
	LSDEV	5	Set when low speed device is (Access: RO).	attached. Only act in host mode		
	VBUS[1:0]	4:3	00: VBUS power Below SESSI 01: VBUS power Above SESSI 10: VBUS power Above AVALI 11: VBUS power Above VBUS (Access: RO)	ONEND, below AVALID. D, below VBUSVALID.		
	HOST_MD	2	Set when act as a host.			
40	HOST_REQ	1	Set in initialize the host negotientered. Cleared when host ne R/W).	iation when suspend mode is egotiation is completed (Access:		
	SESSION	0	Set/cleared when session star	ts/ends (Access: R/W).		
80h	USB_CFG0_L	7:0	Default: 0x01	Access: R/W		
	MIU_PRIORITY	7	Set MIU priority			
	USBOTG	6	Force into device mode			
	DEBUG_SEL	5:2	Select Debug Group			
	OTG_TM1	1	Test Mode Enable			
	SRST_N	0	Soft Reset, Low Active (default set as 1)			



Index (Absolute	Mnemonic	Bit	Description		
81h	USB_CFG0_H	7:0	Default: 0x0f	Access: R/W	
	DMPULLDOWN	7	DM pull-down enable		
	SET_OK2RCV_1	6	2 nd data phase enable for b	oulk out transfer	
	SET_ALLOW_ACK_1	5	2 nd command phase enable	e for bulk out transfer	
	ECO4NAK_EN_1	4	2 nd ECO enable for bulk out	t bug	
	EP_BULKOUT_1	3:0	2 nd mode 1 send NAK endp	ooint number	
82h	USB_CFG1_L	7:0	Default: 0x00	Access: R/W	
	Rx_Pkt_Cnt_1[7:0]	7:0	2nd mode 1 send NAK, RX	packet count	
83h	USB_CFG1_H	7:0	Default: 0x00	Access: R/W	
	-	7:5	Reserved.		
	Rx_Pkt_Cnt_1[12:8]	4:0	2nd mode 1 send NAK, RX	2nd mode 1 send NAK, RX packet count	
84h	USB_CFG2_L	7:0	Default: 0x00	Access: RO	
	DISCHGVBUS	7	OTG discharge vbus value		
	LINESTATE	6:5	UTMI linestate value		
	HOSTDISCONN	4	Host disconnect		
	AVALID	3 0	AVALID		
	VBUSVALID	2	VBUSVALID (VBUS > 4.4V))	
	SESSEND	1	Session end		
	IDDIG	0	Id value		
85h	USB_CFG2_H	7:0	Default: 0x40	Access: RO	
	OPMODE	7:6	UTMI opmode		
	XCVRSEL	5:4	UTMI xcvrsel		
	TERMSEL	3	UTMI termsel		
15	IDPULLUP	2	ID pull up enable		
12	DRVVBUS	1	OTG drive vbus		
4.0	CHRGVBUS	0	OTG charge vbus		
86h	USB_CFG3_L	7:0	Default: 0x0f	Access: R/W	
		7:4	Reserved		
	EP_BULKOUT	3:0	Mode 1 send NAK endpoint	number	
87h	USB_CFG3_H	7:0	Default: 0x00	Access: R/W	
	SUSPENDM	7	Low active, suspend status	(R/O)	
	DPPULLDOWN	6	DP pull down status (R/O)		
	DMPULLDOWN	5	DM pull down status (R/O)		



OTG Reg	ister (Bank = 26 ~ 29)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	4:0	Reserved.	
88h	USB_CFG4_L	7:0	Default: 0x00	Access: R/W
	-	7:0	Reserved.	
89h	USB_CFG4_H	7:0	Default: 0x00	Access: R/W
	-	7	Reserved.	
8Ah	USB_CFG5_L	7:0	Default: 0x00	Access: R/W
	Rx_Pkt_Cnt[7:0]	7:0	For mode 1 send NAK, RX pac	ket count
8Bh	USB_CFG5_H	7:0	Default: 0x00	Access: R/W
	SET_OK2RCV	7	Data phase enable for bulk ou	t transfer
	SET_ALLOW_ACK	6	command phase enable for bu	ılk out transfer
	ECO4NAK_EN	5	ECO enable for bulk out bug	
	Rx_Pkt_Cnt[12:8]	4:0	For mode 1 send NAK, RX pac	ket count
8Ch	USB_CFG6_L	7:0	Default: 0x00	Access: R/W
	Reg_hsic_en	7	HSIC mode enable	
Ī	Reg_hst_en	6	Set as host mode while in HSIC mode	
	Reg_dev_en	5	Set as device mode while in HSIC mode	
	OVERWRITE_AVALID	4	Overwrite value of AVALID	
	OVERWRITE_VBUSVALID	3	Overwrite value of VBUSVALID)
	OVERWRITE_SESSEND	2	Overwrite value of SESSEND	
	OVERWRITE_IDDIG	1	Overwrite value of IDDIG	
	- (MIU_MODE)	0	Reserved (miu_mode for old p	project)
8Dh	USB_CFG6_H	7:0	Default: 0x00	Access: R/W
	FLSH_WFIFO_DONE	7	0: Still in flush phase,	
45	61. 70.		1: Flush write fifo done. (Read	l Only)
	FLSH_AHB_WFIFO	6	1: write 1'b1 to flush write fifo	in AHB2MIU wrapper.
02	Shortpkt_MODE	5	0: RxPktCnt set by CPU. 1: Real RcvPktCnt.	
	MCU_HLT_DMA_EN	4	0: Enable (Default), 1:Disable. When MCU Access(R/W) FIFO until MCU cycle finish.	
	INT_WR_CLR_EN	3	0: Interrupt Register Read cleat: Interrupt Register Write cle	•
	DMAMCU_WR_FIX	2	0: Enable (Default), 1: Disable MCU WR/DMA RD/USB WR bu	



OTG Regi	OTG Register (Bank = 26 ~ 29)					
Index (Absolute)	Mnemonic	Bit	Description			
	DMAMCU_RD_FIX	1	0: Enable (Default), 1: Disable. MCU RD/DMA WR/USB RD bug fix.			
	DMACH_BUG_FIX	0	0: Enable (Default), 1: Disable. DMA Channel arbiter bug fix.			
8Eh	USB_CFG7_L	7:0	Default: 0x00 Access: R/W			
	A2M_WAIT_TIME[2:0]	7:5	Timeout value for issue write at MIU port when AHB write fit not empty			
	A2M_FIFO_THR[3:0]	4:1	Write FIFO threshold value to issue write plus at MIU port			
	A2M_FLW_CTRL	0	0: Disable AHB2MIU wrapper Flow control (Default), 1: Enable Flow control by register A2M_FIFO_THR and A2M_WAIT_TIM			
8Fh	USB_CFG7_H	7:0	Default: 0x04 Access: R/W			
	-	7:6	Reserved.			
	A2M_WFF_FLH_DONE	5	Write one clear. When Enable A2M write fifo flush, this bit indicate write fifo was done when last DMA write cycle issued			
	A2M_WFF_FLH_EN	4	AHB2MIU bridge 1: Enable write fifo flush when last dma write cycle, 0: Disable(default).			
	A2M_AHB_INCR_W	3:2	AHB2MIU parameter, INCR number 2'b01(default)			
	A2M_WAIT_TIME[4:3]	1:0	Timeout value for issue write at MIU port when AHB write fil not empty			

OTG Register (Bank=28),(byte addr: 0x200)						
Index (Absolute)	Mnemonic	Bits	Description Default : - Access : RO			
00h	DMA_INTR	7:0				
	-	7:2	Reserved.			
60	DMA_CH2_INTR	1	DMA Channel 2 interrupt.			
	DMA_CH1_INTR	0	DMA Channel 1 interrupt.			
04h	CH1_DMA_CNTL	7:0	Default : 0x00	Access : R/W		
	ENDPOINT_NO	7:4	Endpoint number to be used in this DMA channel.			
	INTERRUPT_EN	3	DMA mode interrupt enable.			
	DMA_MODE	2	DMA mode setting.			
0: DMA manual mode.						
			1: DMA auto mode.			

Doc. No.: 2011010027 - 296 -1/5/2011



OTG Register (Bank=28),(byte addr: 0x200)						
Index (Absolute)	Mnemonic	Bits	Description			
	DIRECTION	1	0: DMA RX direction. 1: DMA TX direction.			
	EN_DMA	0	Set to enable DMA channel 1.			
05h	CH1_DMA_CNTL	7:0	Default : 0x00	Access : R/W, RO		
	-	7:3	Reserved.			
	BURST_MODE	2:1	00: Burst of unspecified length. 01: INCR4. 10: INCR8. 11: Burst of unspecified length. (Access: R/W)			
	BUS_ERROR	0	AHB bus error (Access: RO).			
08h	CH1_DMA_ADDR_L	7:0	Default : 0x00	Access : R/W		
	CH1_DMA_ADDR[7:0]	7:0	Start address of DMA channel	1, low byte.		
09h	CH1_DMA_ADDR_M1	7:0	Default: 0x00	Access : R/W		
	CH1_DMA_ADDR[15:8]	7:0	Start address of DMA channel	1, middle byte.		
0Ah	CH1_DMA_ADDR_M2	7:0	Default : 0x00	Access : R/W		
	CH1_DMA_ADDR[23:16]	7:0	Start address of DMA channel	1, middle byte.		
0Bh	CH1_DMA_ADDR_H	7:0	Default: 0x00	Access : R/W		
	CH1_DMA_ADDR[31:24]	7:0	Start address of DMA channel	1, high byte.		
0Ch	CH1_DMA_CNT_L	7:0	Default : 0x00	Access : R/W		
	CH1_DMA_CUNT[7:0]	7:0	Byte count of DMA channel 1,	low byte.		
0Dh	CH1_DMA_CNT_M1	7:0	Default : 0x00	Access : R/W		
	CH1_DMA_CNT[15:8]	7:0	Byte count of DMA channel 1,	middle byte.		
0Eh	CH1_DMA_CNT_M2	7:0	Default : 0x00	Access : R/W		
45	CH1_DMA_CNT[23:16]	7:0	Byte count of DMA channel 1,	middle byte.		
0Fh	CH1_DMA_CNT_H	7:0	Default : 0x00	Access : R/W		
' (0)	CH1_DMA_CNT[31:24]	7:0	Byte count of DMA channel 1,	, high byte.		
14h~3Fh		7:0	Default : -	Access : -		
		7:0	Reserved	•		

UHC0 Register (Bank = 2A)

UHC0 Reg	UHCO Register (Bank = 2A)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	НССАР	7:0	Default: 0x10	Access : RO		
(2400h)	CAPLENGTH	7:0	Capability Register Length. This register is used as an offset to be added to register base to determine the beginning of the Operational Register Space.			
01h	НССАР	7:0	Default : 0x00	Access : RO		
(2402h)	HCIVERSION[7:0]	7:0	Host Controller Interface Version Number. This register is a two-byte register containing a BCD encoding of the EHCI revision number supported by the Host Controller.			
01h	НССАР	7:0	Default: 0x01	Access : RO		
(2403h)	HCIVERSION[15:8]	7:0	See description of '2402h'.			
02h	HCSPARAMS	7:0	Default : 0x01	Access : RO		
(2404h)	-	7:4	Reserved.			
	N_PORTS	3:0	Number of Ports. This field specifies the number of physical downstrea ports implemented on the Host Controller.			
04h	HCCPARAMS	7:0	Default : 0x06	Access : RO		
(2408h)	- 60	7:3	Reserved.	•		
Sto	ASYN_SCH_PARK_CAP	2				
40	PROG_FR_LIST_FLAG	1 Programmable Frame List Flag. When this bit is set to '1', system softwar and use a smaller frame list and configure Controller via Frame List Size Field of USB. This requirement ensures the frame list is physically contiguous.		system software can specify st and configure the Host ize Field of USBCMD register.		
	-	0	Reserved.	1		
08h	USBCMD	7:0	Default : 0x00	Access : R/W		
(2410h)	-	7	Reserved.			
INT_OAAD		6	Interrupt on Asynchronous	s Advance Doorbell.		



UHCO Re	gister (Bank = 2A)			
Index (Absolute)	Mnemonic	Bit	Description	
			This bit is used as a doorbell Host Controller to issue an ir advance of Asynchronous Sc	nterrupt at the next
	ASCH_EN	5	Asynchronous Schedule Enath This bit controls whether the processing of Asynchronous 0: Do not process Asynchron 1: Use the ASYNCLISTADDR Asynchronous Schedule.	e Host Controller skips the Schedule. nous Schedule.
	PSCH_EN	4	Periodic Schedule Enable. This bit controls whether the Host Controller skips the processing of Periodic Schedule. 0: Do not process Periodic Schedule. 1: Use the PERIODICKISTBASE register to access the Periodic Schedule.	
	FRL_SIZE	3:2	Frame List Size. This field specifies the size of the frame list. 00: 1024 elements (4096 bytes; default value). 01: 512 elements (2048 bytes). 10: 256 elements (1024 bytes). 11: Reserved.	
	HC_RESET	i	Host Controller Reset. This control bit is used by software to reset the Host Controller.	
Sto	RS 0 Run/Stop. When this bit is set to `1', the Host Cowith the execution of schedule. 0: Stop. 1: Run.		•	
08h	USBCMD	7:0	Default: 0x0b	Access : R/W
(2411h)	- X	7:4	Reserved.	
**	ASYN_PK_EN	3	Asynchronous Schedule Park Mode Enable. Software uses this register to enable or disable the Park mode. When this register is set to 1, the Park mode is enabled.	
	-	2	Reserved.	
	ASYN_PK_CNT	1:0	Asynchronous Schedule Park Mode Count. This field contains a count for the number of	



UHCO Re	JHC0 Register (Bank = 2A)				
Index (Absolute)	Mnemonic	Bit	Description		
			successive transactions that allowed to execute from a Asynchronous Schedule.	at the Host Controller is high-speed queue head on	
09h	USBCMD	7:0	Default : 0x08	Access : R/W	
(2412h)	INT_THRC	7:0	Interrupt Threshold Control. This field is used by system software to select the maximum rate at which the Host Controller will interrupts. The only valid values are described by Value Maximum Interrupt Interval for High States of the Maximum In		
0Ah	USBSTS	7:0	Note: For Full Speed, these Default: 0x00	Access : R/WC	
(2414h)	- 6	7:6	Reserved.	-	
	INT_OAA	5	Interrupt on Async Advance This status bit indicates the Async Advance Doorbell.		
× O	H_SYSERR	4	Host System Error. The Host Controller sets the error occurred during a host the Host Controller module.	st system access involving	
S	FRL_ROL	3	Frame List Rollover. The Host Controller sets th List Index rolls over from it		
40	PO_CHG_DET	2	Port Change Detect. The Host Controller sets this bit to '1' when any has a change bit transition from '0' to '1'. In add this bit is loaded with the OR of all of the PORTS change bits.		
	USBERR_INT	1	USB Error Interrupt. The Host Controller sets th completion of a USB transa		



UHCO Re	JHC0 Register (Bank = 2A)					
Index (Absolute)	Mnemonic	Bit	Description			
			condition.			
	USB_INT	0	USB Interrupt. The Host Controller sets t completion of a USB trans			
0Ah	USBSTS	7:0	Default : 0x10	Access : RO		
(2415h)	ASCH_STS	7	Asynchronous Schedule S This bit reports the actual Schedule.			
	PSCH_STS	6 Periodic Schedule Status. This bit reports the actual status of Pe		status of Periodic Schedule.		
RECLAMATION 5 Reclamation. This is a read-only status bi empty of Asynchronous Sch		bit, and is used to detect an chedule.				
	HCHALTED	4				
		3:0	Reserved.			
0Ch	USBINTR	7:0	Default : 0x00	Access : R/W		
(2418h)	- 0100	7:6	Reserved.			
. X. C	INT_OAA_EN	5				
40	H_SYSERR_EN	4				
4	FRL_ROL_EN 3 Frame List Rollover Enable. When this bit is set to '1', and to bit in the USBSTS register is see Controller will issue an interrup		and the Frame List Rollover is set to '1' also, the Host			
	PO_CHG_INT_EN	2	Port Change Interrupt End When this bit is set to '1',	•		



UHCO Re	gister (Bank = 2A)			
Index (Absolute)	Mnemonic	Bit	Description	
			Controller will issue an inte	errupt.
	USBERR_INT_EN	1	USB Error Interrupt Enable When this bit is set to '1', a USBSTS register is set to '1 will issue an interrupt at th	nd the USBERRINT bit in the L'also, the Host Controller
	USB_INT_EN	0	USB Interrupt Enable. When this bit is set to '1', a USBSTS register is set to '1 will issue an interrupt at th	L'also, the Host Controller
0Eh	FRINDEX	7:0	Default : 0x00	Access : R/W
(241Ch)	FRINDEX[7:0]	7:0	Frame Index. This register is used by the Host Controller to index frame into the Periodic Frame List. It updates every 125 microseconds. This register cannot be written unless the Host Controller is in the Halted state.	
0Eh	FRINDEX	7:0	Default : 0x00	Access : R/W
(241Dh) - 7:6 Reserved.		Reserved.	-	
	FRINDEX[13:8]	5:0	See description of '1Ch'.	
12h	PERIODICLISTBASE	7:0	Default : 0x00	Access : R/W
(2425h)	PERI_BASADR[15:12]	7:4	Periodic Frame List Base A This register contains the b Periodic Frame List in the s correspond to memory add	peginning address of the system memory. These bits
		3:0	Reserved.	<u> </u>
13h	PERIODICLISTBASE	7:0	Default : 0x00	Access : R/W
(2426h)	PERI_BASADR[23:16]	7:0	See description of '25h'.	
13h	PERIODICLISTBASE	7:0	Default : 0x00	Access : R/W
(2427h)	PERI_BASADR[31:24]	7:0	See description of '25h'.	
14h	ASYNCLISTADDR	7:0	Default: 0x00	Access : R/W
(24 <mark>28</mark> h)	ASYNC_LADR[7:5]	7:5	Current Asynchronous List Address. This register contains the address of the next asynchronous queue head to be executed. These correspond to memory address signals [31:5].	
	-	4:0	Reserved.	
14h	ASYNCLISTADDR	7:0	Default : 0x00	Access : R/W
(2429h)	ASYNC_LADR[15:8]	7:0	Please see description of '2	98h'



UHCO Register (Bank = 2A)					
Index (Absolute)	Mnemonic	Bit	Description		
15h	ASYNCLISTADDR	7:0	Default : 0x00	Access : R/W	
(242Ah)	ASYNC_LADR[23:16]	7:0	Please see description of '2	28h'.	
15h	ASYNCLISTADDR	7:0	Default : 0x00	Access : R/W	
(242Bh)	ASYNC_LADR[31:24]	7:0	Please see description of 'Z	28h'.	
16h ~ 17h		7:0	Default : -	Access :-	
(242Ch ~ 242Fh)	Reserved	7:0	Reserved	.0.1	
18h (2430h)	PORTSC	7:0	Default: 0x00	Access : R/W, R/WC, RO	
	PO_SUSP	7	data is blocked on this por While in the suspend state resume detection. Writing by the Host Controller. The unconditionally set this bit The software sets Force (from a one) The software sets Port Force (from a zero)	tate. Ispend bit of this register Ilows: Port State Disable Enable Suspend downstream propagation of t, except for port reset. t, the port is sensitive to a zero to this bit is ignored to a zero when: Port Resume bit to a zero	
	F_PO_RESM	6	Host Controller sets this bi transition is detected while	n on port. ven on port. one to resume signaling. The t to a one if a J-to-K the port is in the suspend to a one for the detection Port Change Detect bit in	



UHCO R	JHC0 Register (Bank = 2A)					
Index (Absolute	Mnemonic)	Bit	Description			
	-	5:4	Reserved.			
	PO_EN_CHG	3	Port Enable/Disable Change (R/WC). 1: Port enable/disable status has changed. 0: No change.			
	PO_EN	2	Port Enable/Disable (R/W). 1: Enable. 0: Disable. Ports can only be enabled by the Host Controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field.			
	CONN_CHG	1	Connect Status Change (R/WC). 1: Change current connect status. 0: No change. This bit indicates a change has occurred in the port's current connect status.			
	CONN_STS	0	Current Connect Status (RO). 1: Device is present on the port. 0: No device is present. This value reflects the current state of the port, and may not correspond directly to cause the Connect Status Change bit to be set. When TST_FORCEEN is set to '1', this signal is the output of U_HDISCON.			
18h	PORTSC	7:0	Default: 0x00 Access: R/W, RO			
(2431h)	LINE_STS	7:4 3:2	Reserved. Line Status (RO). These bits reflect the current logical levels of the D+ and D- signal lines.			
	-	1	Reserved.			
40	PO_RESET	0	Port Reset. 1: Port is in reset. 0: Port is not in reset. When the software writes a one to this bit, the bus reset sequence as defined in the USB spec will be started. Software writes a zero to this bit can terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence. Note: Before setting this bit, RUN/STOP bit should be set to 0.			



UHC0 Re	UHCO Register (Bank = 2A)					
Index (Absolute)	Mnemonic	Bit	Description			
19h	-	7:0	Default : 0x00	Access : R/W		
2432h	-	7:1	Reserved.			
	FORCE_TST_ENABLE	0	Force UHC enter test mode to issue test packet. The must set before clearing VBUS_OFF. Or it cannot extest mode successfully.			
1Ah	HCMISC	7:0	Default: 0x40	Access : R/W		
(2434h)	-	7	Reserved.	.0*1		
	U_SUSP_N	6	Transceiver Suspend Mode Active LOW places the tran that draws minimal power part of the power manage	nsceiver in suspend mode from power supplies. This is		
	EOF2_TIME	5:4	EOF 2 Timing Points, contribefore next SOF. High-Speed EOF2 Time: 00: 2 clocks (30 MHz) = 6 01: 4 clocks (30 MHz) = 1 10: 8 clocks (30 MHz) = 2 11: 16 clocks (30 MHz) = Full-Speed EOF2 Time: 00: 20 clocks (30 MHz) = 01: 40 clocks (30 MHz) = 11: 160 clocks (30 MHz) = 11: 160 clocks (30 MHz) = 10: 40 clocks (30 MHz) = 10: 40 clocks (30 MHz) = 10: 40 clocks (30 MHz) = 11: 30 clocks (30 MHz) = 11: 320 clocks (30 MHz) =	6ns. 33ns. 66ns. 533ns. 666ns. 1.333us. 2.66us. 1.33us. 2.66us. 5.3us.		
40	EOF1_TIME	3:2	EOF 1 Timing Points, contribefore next SOF. This valuaccording to the maximum High-Speed EOF1 Time: 00: 540 clocks (30 MHz) = 01: 360 clocks (30 MHz) = 10: 180 clocks (30 MHz) = 11: 720 clocks (30 MHz) = Full-Speed EOF1 Time: 00: 1600 clocks (30 MHz) 01: 1400 clocks (30 MHz)	rolling EOF 1 timing point le should be adjusted in packet size. 18us. 12us. 6us. 24us. = 53.3us.		



UHCO Re	UHC0 Register (Bank = 2A)				
Index (Absolute)	Mnemonic)	Bit	Description		
			10: 1200 clocks (30 MHz) = 40us. 11: 21000 clocks (30 MHz) = 700us. Low-Speed EOF1 Time: 00: 3750 clocks (30 MHz) = 125us. 01: 3500 clocks (30 MHz) = 116us. 10: 3250 clocks (30 MHz) = 108us. 11: 4000 clocks (30 MHz) = 133us.		
	ASYN_SCH_SLPT	1:0	Asynchronous Schedule Sleep Timer, controlling the Asynchronous Schedule sleep timer. 00: 5us. 01: 10us. 10: 15us. 11: 20us.		
20h	BMCS	7:0	Default: 0x10 Access: R/W		
(2440h)	FORCE_NO_CHIRP	7	Force Full/Low speed mode		
	-	6:5	Reserved (must be set to '0' at all times).		
	VBUS_OFF	4	VBUS Off. This bit controls the voltage on VBUS ON/OFF (Defa is OFF) or in other words, the signal U_DRVBUS. 0: VBUS On. 1: VBUS Off.		
	INT_POLARITY	3	Control the polarity of system interrupt signal SYS_INT_N. 0: Active LOW (default). 1: Active HIGH.		
Sic	HALF_SPEED	2	Half Speed Enable. 1: FIFO controller asserts ACK to DMA once every two clock cycles. 0: FIFO controller asserts ACK to DMA continuously. This bit is set to '1' while implementing FPGA.		
40	HDISCON_FLT_SEL	1	Select a timer to filter out noise of HDISCON from UTMI+. 0: Approximated to 135 us. 1: Approximated to 270 us.		
	VBUS_FLT_SEL	0	Select a timer to filter out noise of VBUS_VLD from UTMI+. This signal is valid when signal U_VBUSVLD is connected. 0: Approximated to 135 us.		



UHC0 Register (Bank = 2A)							
Index (Absolute)	Mnemonic	Bit	Description				
			1: Approximated to 472 us.				
20h	BMCS	7:0	Default: 0x00 Access: RO				
(2441h)	-	7:3	Reserved.				
	HOST_SPD_TYP	2:1	Host Speed Type, indicating speed type of the attached device. 10: HS. 00: FS. 01: LS. 11: Reserved.				
			When the voltage on VBUS is above the valid VBUS threshold, this signal is valid when U_VBUSVLD is				
22h	BUSMONINTSTS	7:0	Default: 0x00 Access: R/WC				
(2444h)	- *	7:5	Reserved.				
- '	DMA_ERROR	4	DMA Error Interrupt. DMA operation cannot be finished normally, and an error signal is received. When CPU initiates DMA to fill up or read out device's FIFO, and DMA controller gets error response from system bus, this bit will be set. This bit can only be cleared by firmware. It is not affected by USB bus reset.				
Sign	DMA_CMPLT	3	DMA Completion Interrupt. DMA operation is finished normally. When CPU initiates DMA to fill up or read out device's FIFO, this bit will be set after mission completion. This bit can only be cleared by firmware. It is not affected by USB bus reset.				
40	removed. Writing '1' clears this		Device Plug Remove. This register is set to '1' once the device plug is removed. Writing '1' clears this register and writing '0' takes no effect.				
	ovc	1	Over Current Detection. This register is set to `1' when the VBUS does not read VBUS_VLD within the expected time. Writing `1' clear this register and writing `0' takes no effect. This signal is valid when signal U_VBUSVLD is connected.				
	VBUS_ERR	0	VBUS Error.				



UHCO Re	UHC0 Register (Bank = 2A)					
Index (Absolute)	Mnemonic	Bit	Description			
			This register is set to '1' wh machine moves to "VBUS_I clears this register and writ signal is valid when signal I	ERROR" state. Writing `1' ing `0' takes no effect. This		
24h	BUSMONINTEN	7:0	Default : 0x00	Access : R/W		
(2448h)	-	7:5	Reserved.			
	DMA_ERROR_EN	4	DMA_ERROR interrupt enal	ble.		
	DMA_CMPLT_EN	3	DMA_CMPLT interrupt enat	ole.		
	BPLGRMV_EN	2	BPLGRMV interrupt enable.			
	OVC_EN	1	OVC interrupt enable.			
	A_VBUS_ERR_EN	0	A_VBUS_ERR interrupt ena	ble.		
28h	TST	7:0	Default: 0x00	Access : R/W		
(2450h)	-	7:5	Reserved.			
	TST_LOOPBK	4	FIFO Loop Back Mode. A '1' turns on the loop-back mode. When this bit is set to '1', the Host Controller will enter the loop-back mode. During the loop-back mode, the Host Controller will use manual setting of DMA control to trigger DMA master.			
TST_MOD 3 Test Mode. A '1' turns on the test mode. We the Host Controller will enter the mode can save simulation time. In normal mode, the Host Control number. In test mode, the Host Control number counter for USB reset test cycle on test machine.		er the test mode. This test time. Controller uses a counter for set. The count is a large				
40	TST_PKT	2	Test Mode for Packet. Upon writing a '1' to this bit, the Host Controller repetitively sends the packet defined in UTMI spec. to transceiver. Run/Stop bit should also be enabled to enable the function.			
	TST_KSTA	1	Upon writing a `1', the D+/I state.	O- is set to the high-speed K		
	TST_JSTA	0	Upon writing a '1', the D+/I	D- is set to the high-speed J		



UHCO Re	gister (Bank = 2A)			
Index (Absolute)	Mnemonic	Bit	Description	
			state.	
38h	DMACTLPARA1	7:0	Default: 0x00	Access : R/W
(2470h)	-	7:4	Reserved.	
	DMA_IO	3	set when the DMA targ an IO device. If this reg must be an integer mu	not to toggle address. This bit is get is not a system memory but gister is set to '1', the 'DMA_LEN' altiple of DWORD (4 byes), and st align to the boundary of
	-	2	Reserved.	
	DMA_TYPE	1	DM T 110 C 1 C 1 C	
	DMA_START			ne transfer and cleared when the pleted. Note that this bit cannot a; it can only be cleared by a feither DMA completion or DMA LEN and DMA_START are set
38h	DMACTLPARA1	7:0	Default : 0x00	Access : R/W
(2471h)	DMA_LEN[7:0]	7:0	DMA Length. The total bytes the DM	IA Controller will move. The unit length could be 1024B-1.
39h	DMACTLPARA1	7:0	Default: 0x00	Access : R/W
(2472h)	DMA_LEN[15:8]	7:0	See description of '71h	<u>'. </u>
39h	DMACTLPARA1	7:0	Default: 0x00	Access : R/W
(2473h)		7:1	Reserved.	
(2473h)			1	
(2473h)	DMA_LEN[16]	0	See description of '71h	<u>'. </u>
(2473h) 3Ah	DMA_LEN[16] DMACTLPARA2	7: 0	See description of `71h Default: 0x00	Access : R/W
			Default : 0x00 DMA Memory Address.	Access : R/W



)OC	No .	2011	กากกว	' /
	~~~		~~~~	

UHCO Reg	gister (Bank = 2A)				
Index (Absolute)	Mnemonic	Bit	Description		
(2475h)	DMA_MADDR[15:8]	7:0	See description of '74h'.		
3Bh	DMACTLPARA2	7:0	Default: 0x00	Access : R/W	
(2476h)	DMA_MADDR[23:16]	7:0	See description of '74h'.		
3Bh	DMACTLPARA2	7:0	Default: 0x00	Access : R/W	
(2477h)	DMA_MADDR[31:24]	7:0	See description of '74h'.		
40h	PROJ_SPEC_REG0	7:0	Default: 0x00	Access: R/W, WO	
(2480h)	DBUS_SELECT	7:5	Selects debug bus banks.	2 O Y	
	UTMI_SELECT	4	Selects external UTMI.		
	OLD_XI2PV	3	Enables old version XIU acc	cess.	
	CLK_STOP	2	Triggers the clock stop mechanism.		
	EN_RD_RD_SCRAMBLE	1	Enables memory inverted read.		
	EN_RD_WR_SCRAMBLE	0	Enables memory inverted v	vrite.	
40h	PROJ_SPEC_REG1	7:0	Default: 0x00	Access: R/W	
			split transaction, the active a short packet is received.		
	NON_ALIGN_EN	6	Enables MIU address non-alignment mode. It also means enabling new PV2MI bridge.		
	INVALID_MIU_ACS_INTEN	5	Enables interrupt when MIU invalid write occurs.		
	MIU_WR_PROTECT_EN	4	Enables MIU write protect.		
	DAT_RD_PRI_EN	3	The enable option (MIU pri read".	ority access) of the "data	
	DAT_WR_PRI_EN	2	The enable option (MIU pri	ority access) of the "data	
5	QT_RD_PRI_EN	1	The enable option (MIU pri read".	ority access) of the "q-table	
	QT_WR_PRI_EN	0	The enable option (MIU pri write".	ority access) of the "q-table	
41h	PROJ_SPEC_REG2	7:0	Default: 0x00	Access: R/W	
(2482h)	QT_RD_PRI_SEL	7:6	The select (delay time of M "q-table read".	IU priority assert) of the	
	QT_WR_PRI_SEL	5:4	The select (delay time of M "q-table write".	IU priority assert) of the	
	DAT_RD_PRI_SEL	3:2	The select (delay time of M "data read".	IU priority assert) of the	



UHCO Rec	gister (Bank = 2A)				
Index (Absolute)	Mnemonic	Bit	Description		
	DAT_RD_PRI_SEL	1:0	The select (delay time of M "data write".	IU priority assert) of the	
41h	-	7:0	Default: -	Access: -	
(2483h)	-	7:0	Reserved.		
42h	FDBUS_REG0	7:0	Default: 0x00	Access: RO	
(2484h)	fusbh200_dbus[7:0]	7:0	Internal bus for debugging.		
42h	FDBUS_REG1	7:0	Default: 0x00	Access: RO	
(2485h)	fusbh200_dbus[15:8]	7:0	Internal bus for debugging.		
43h	FDBUS_REG2	7:0	Default: 0x00	Access: RO	
(2486h)	fusbh200_dbus[23:16]	7:0	Internal bus for debugging.		
43h	FDBUS_REG3	7:0	Default: 0x00	Access: RO	
(2487h)	fusbh200_dbus[31:24]	7:0	Internal bus for debugging.		
44h	FDBUS_REG4	7:0	Default: 0x00	Access: RO	
(2488h)	fusbh200_dbus[39:32]	7:0	Internal bus for debugging.		
44h	FDBUS_REG5	7:0	Default: 0x00	Access: RO	
(2489h)	fusbh200_dbus[47:40]	7:0	Internal bus for debugging.		
45h	STATUS_REG	7:0	Default: 0x00	Access: R/W1C	
(248Ah)	-	7:1	Reserved		
	INVALID_MIU_ACS	0	Interrupt status of invalid N	IIU write.	
45h	- 69 0	7:0	Default: -	Access: -	
(248B)	- 0 0	7:0	Reserved		
46h	MIU_WRITE_RANGE0	7:0	Default: 0x00	Access: R/W	
(248Ch)	LOWER_BOUND[7:0]	7:0	MIU write protect lower bouwrite will be an invalid acceabove the upper boundary boundary address.	• = =	
46h	MIU_WRITE_RANGE1	7:0	Default: 0x00	Access: R/W	
(248Dh)	LOWER_BOUND[15:8]	7:0	write will be an invalid acce	undary address [15:8]: MIU ess if the write address is address or below the lower	
47h	MIU_WRITE_RANGE2	7:0	Default: 0x00	Access: R/W	
(248Eh)	LOWER_BOUND[23:16]	7:0	MIU write protect lower boundary address [23:16]: MIU write will be an invalid access if the write address		

Index (Absolute)	Mnemonic	Bit	Description		
			is above the upper bo lower boundary addre	undary address or below thess.	
47h	MIU_WRITE_RANGE3	7:0	Default: 0xFF	Access: R/W	
(248Fh)	UPPER_BOUND[7:0]	7:0	write will be an invalid	per boundary address [7:0]: d access if the write address address or below the	
48h	MIU_WRITE_RANGE4	7:0	Default: 0xFF	Access: R/W	
(2490h)	UPPER_BOUND[15:8]	7:0	write will be an invalid	er boundary address [15:8] d access if the write addres ndary address or below the	
48h	MIU_WRITE_RANGE5	7:0	Default: 0xFF	Access: R/W	
(2491h)	UPPER_BOUND[23:16]	7:0	MIU write protect upper boundary address [23:1 MIU write will be an invalid access if the write ac is above the upper boundary address or below thousand boundary address.		
70					

 $IRQ_0$  Register (Bank = 2B)

I and and	Macmania	D:t	Description	
Index (Absolute)	Mnemonic )	Bit	Description	
00h	REG5600	7:0	Default : 0xFF	Access : R/W
(5600h)	C_FIQ_MASK[7:0]	7:0	Mask for FIQ, bit[31:0]. 1: Mask. 0: Not mask.	
00h	REG5601	7:0	Default : 0xFF	Access : R/W
(5601h)	C_FIQ_MASK[15:8]	7:0	See description of '5600h'.	~ O * '
01h	REG5604	7:0	Default : 0xFF	Access : R/W
(5604h)	C_FIQ_MASK[23:16]	7:0	See description of '5600h'.	
01h	REG5605	7:0	Default : 0xFF	Access : R/W
(5605h)	C_FIQ_MASK[31:24]	7:0	See description of '5600h'.	
02h	REG5608	7:0	Default : 0x00	Access : R/W
	C_FIQ_FORCE[7:0]	7:0	Force for FIQ, bit [31:0]. 1: Force. 0: Not force.	
02h	REG5609	7:0	Default : 0x00	Access : R/W
(5609h)	C_FIQ_FORCE[15:8]	7:0	See description of '5608h'.	•
03h	REG560C	7:0	Default : 0x00	Access : R/W
(560Ch)	C_FIQ_FORCE[23:16]	7:0	See description of '5608h'.	
03h	REG560D	7:0	Default : 0x00	Access : R/W
(560Dh)	C_FIQ_FORCE[31:24]	7:0	See description of '5608h'.	
04h	REG5610	7:0	Default : 0x00	Access : R/W
(5610h)	C_FIQ_CLR7	7	Clear for FIQ, bit7.	
	C_FIQ_CLR6	6	Clear for FIQ, bit6.	
	C_FIQ_CLR5	5	Clear for FIQ, bit5.	
	C_FIQ_CLR4	4	Clear for FIQ, bit4.	
80	C_FIQ_CLR3	3	Clear for FIQ, bit3.	
	C_FIQ_CLR2	2	Clear for FIQ, bit2.	
	C_FIQ_CLR1	1	Clear for FIQ, bit1.	
	C_FIQ_CLR0	0	Clear for FIQ, bit0.	1
04h	REG5611	7:0	Default : 0x00	Access : R/W
(5611h)	C_FIQ_CLR15	7	Clear for FIQ, bit15.	
	C_FIQ_CLR14	6	Clear for FIQ, bit14.	



IRQ_0 Re	egister (Bank = 2B)	1		
Index (Absolute)	Mnemonic	Bit	Description	
	C_FIQ_CLR13	5	Clear for FIQ, bit13.	
	C_FIQ_CLR12	4	Clear for FIQ, bit12.	
	C_FIQ_CLR11	3	Clear for FIQ, bit11.	
	C_FIQ_CLR10	2	Clear for FIQ, bit10.	
	C_FIQ_CLR9	1	Clear for FIQ, bit9.	
	C_FIQ_CLR8	0	Clear for FIQ, bit8.	
05h	REG5614	7:0	Default : 0x00	Access : R/W
(5614h)	C_FIQ_CLR23	7	Clear for FIQ, bit23.	
	C_FIQ_CLR22	6	Clear for FIQ, bit22.	
	C_FIQ_CLR21	5	Clear for FIQ, bit21.	
	C_FIQ_CLR20	4	Clear for FIQ, bit20.	
	C_FIQ_CLR19	3	Clear for FIQ, bit19.	
	C_FIQ_CLR18	2	Clear for FIQ, bit18.	
	C_FIQ_CLR17	1	Clear for FIQ, bit17.	
	C_FIQ_CLR16	0	Clear for FIQ, bit16.	
05h	REG5615	7:0	Default : 0x00	Access : R/W
(5615h)	C_FIQ_CLR31	7	Clear for FIQ, bit31.	
	C_FIQ_CLR30	6	Clear for FIQ, bit30.	
	C_FIQ_CLR29	5	Clear for FIQ, bit29.	
	C_FIQ_CLR28	4	Clear for FIQ, bit28.	
	C_FIQ_CLR27	3	Clear for FIQ, bit27.	
	C_FIQ_CLR26	2	Clear for FIQ, bit26.	
X	C_FIQ_CLR25	1	Clear for FIQ, bit25.	
5	C_FIQ_CLR24	0	Clear for FIQ, bit24.	
06h	REG5618	7:0	Default : 0x00	Access : RO
(5618h)	FIQ_RAW_STATUS[7:0]	7:0	FIQ Raw Status, bit [31:0].	
K			Interrupt source status for F	FIQ.
06h	REG5619	7:0	Default : 0x00	Access : RO
(5619h)	FIQ_RAW_STATUS[15:8]	7:0	See description of '5618h'.	T
07h	REG561C	7:0	Default : 0x00	Access : RO
(561Ch)	FIQ_RAW_STATUS[23:16]	7:0	See description of '5618h'.	1
07h	REG561D	7:0	Default : 0x00	Access : RO
(561Dh)	FIQ_RAW_STATUS[31:24]	7:0	See description of '5618h'.	



IRQ_0 Re	egister (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
08h	REG5620	7:0	Default : 0x00	Access : RO
(5620h)	FIQ_FINAL_STATUS[7:0]	7:0	FIQ Final Status, bit [31:0]. Final interrupt status for FIQ	<u>)</u> .
08h	REG5621	7:0	Default : 0x00	Access : RO
(5621h)	FIQ_FINAL_STATUS[15:8]	7:0	See description of '5620h'.	
09h	REG5624	7:0	Default : 0x00	Access : RO
(5624h)	FIQ_FINAL_STATUS[23:16]	7:0	See description of '5620h'.	<u> </u>
09h	REG5625	7:0	Default : 0x00	Access : RO
(5625h)	FIQ_FINAL_STATUS[31:24]	7:0	See description of '5620h'.	
0Ah	REG5628	7:0	Default : 0x00	Access : R/W
(5628h)	C_FIQ_SEL_HL_TRIGGER[7:0]	7:0	Select H or L trigger, bit[31: Inverse source polarity for F	<del>-</del>
0Ah	REG5629	7:0	Default: 0x00	Access : R/W
(5629h)	C_FIQ_SEL_HL_TRIGGER[15:8]	7:0	See description of '5628h'.	
0Bh	REG562C	7:0	Default : 0x00	Access : R/W
(562Ch)	C_FIQ_SEL_HL_TRIGGER[23:16]	7:0	See description of '5628h'.	
0Bh	REG562D	7:0	Default: 0x00	Access : R/W
(562Dh)	C_FIQ_SEL_HL_TRIGGER[31:24]	7:0	See description of '5628h'.	
0Ch	REG5630	7:0	Default : 0xFF	Access : R/W
(5630h)	C_IRQ_MASK[7:0]	7:0	Mask for IRQ, bit [31:0]. 1: Mask. 0: Not mask.	
0Ch	REG5631	7:0	Default : 0xFF	Access : R/W
(5631h)	C_IRQ_MASK[15:8]	7:0	See description of '5630h'.	
0Dh	REG5634	7:0	Default : 0xFF	Access : R/W
(5634h)	C_IRQ_MASK[23:16]	7:0	See description of '5630h'.	
0Dh	REG5635	7:0	Default : 0xFF	Access : R/W
(5635h)	C_IRQ_MASK[31:24]	7:0	See description of '5630h'.	
10h	REG5640	7:0	Default : 0x00	Access : R/W
(5640h)	C_IRQ_FORCE[7:0]	7:0	Force for IRQ, bit[31:0]. 1: Force. 0: Not force.	
10h	REG5641	7:0	Default : 0x00	Access : R/W
(5641h)	C_IRQ_FORCE[15:8]	7:0	See description of '5640h'.	



Doc. No.: 20110	nductor <b>management</b>			
IRQ_0 Re	egister (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
11h	REG5644	7:0	Default : 0x00	Access : R/W
(5644h)	C_IRQ_FORCE[23:16]	7:0	See description of '5640h'.	
11h	REG5645	7:0	Default : 0x00	Access : R/W
(5645h)	C_IRQ_FORCE[31:24]	7:0	See description of '5640h'.	
14h	REG5650	7:0	Default : 0x00	Access : R/W
(5650h)	C_IRQ_SEL_HL_TRIGGER[7:0]	7:0	Select H or L trigger, bit[31: Inverse source polarity for I	- <b>-</b> • •
14h	REG5651	7:0	Default : 0x00	Access : R/W
(5651h)	C_IRQ_SEL_HL_TRIGGER[15:8]	7:0	See description of '5650h'.	
15h	REG5654	7:0	Default : 0x00	Access : R/W
(5654h)	C_IRQ_SEL_HL_TRIGGER[23:16]	7:0	See description of '5650h'.	
15h	REG5655	7:0	Default : 0x00	Access : R/W
(5655h)	C_IRQ_SEL_HL_TRIGGER[31:24]	7:0	See description of '5650h'.	
18h	REG5660	7:0	Default: 0x00	Access : RO
(5660h)	IRQ_RAW_STATUS[7:0]	7:0	IRQ Raw Status, bit[63:0].	
			Interrupt source status for IRQ.	
18h	REG5661	7:0	Default: 0x00	Access : RO
(5661h)	IRQ_RAW_STATUS[15:8]	7:0	See description of '5660h'.	T
19h	REG5664	7:0	Default : 0x00	Access : RO
(5664h)	IRQ_RAW_STATUS[23:16]	7:0	See description of '5660h'.	T
19h	REG5665	7:0	Default : 0x00	Access : RO
(5665h)	IRQ_RAW_STATUS[31:24]	7:0	See description of '5660h'.	1
1Ah	REG5668	7:0	Default : 0x00	Access : RO
(5668h)	IRQ_RAW_STATUS[39:32]	7:0	See description of '5660h'.	I
1Ah	REG5669	7:0	Default : 0x00	Access : RO
(5669h)	IRQ_RAW_STATUS[47:40]	7:0	See description of '5660h'.	I
1Bh	REG566C	7:0	Default : 0x00	Access : RO
(566Ch)	IRQ_RAW_STATUS[55:48]	7:0	See description of '5660h'.	I
1Bh	REG566D	7:0	Default : 0x00	Access : RO
(566Dh)	IRQ_RAW_STATUS[63:56]	7:0	See description of '5660h'.	T
1Ch	REG5670	7:0	Default : 0x00	Access : RO
(5670h)	IRQ_FINAL_STATUS[7:0]	7:0	IRQ Final Status, bit[63:0].	
			Final interrupt status for IRO	ર.



Doc. No.: 20110	o10027 egister (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
1Ch	REG5671	7:0	Default : 0x00	Access : RO
(5671h)	IRQ_FINAL_STATUS[15:8]	7:0	See description of '5670h'.	
1Dh	REG5674	7:0	Default : 0x00	Access : RO
(5674h)	IRQ_FINAL_STATUS[23:16]	7:0	See description of '5670h'.	
1Dh	REG5675	7:0	Default : 0x00	Access : RO
(5675h)	IRQ_FINAL_STATUS[31:24]	7:0	See description of '5670h'.	
1Eh	REG5678	7:0	Default : 0x00	Access : RO
(5678h)	IRQ_FINAL_STATUS[39:32]	7:0	See description of '5670h'.	
1Eh	REG5679	7:0	Default : 0x00	Access : RO
(5679h)	IRQ_FINAL_STATUS[47:40]	7:0	See description of '5670h'.	
1Fh	REG567C	7:0	Default : 0x00	Access : RO
(567Ch)	IRQ_FINAL_STATUS[55:48]	7:0	See description of '5670h'.	
(ECZDL)	REG567D	7:0	Default : 0x00	Access : RO
	IRQ_FINAL_STATUS[63:56]	7:0	See description of '5670h'.	
20h	REG5680	7:0	Default : 0xFF	Access : R/W
(5680h)	FIQ2IRQOUT[7:0]	7:0	Select FIQ source output to	IRQ.
20h	REG5681	7:0	Default : 0xFF	Access : R/W
(5681h)	FIQ2IRQOUT[15:8]	7:0	See description of '5680h'.	
21h	REG5684	7:0	Default : 0xFF	Access : R/W
(5684h)	FIQ2IRQOUT[23:16]	7:0	See description of '5680h'.	
21h	REG5685	7:0	Default : 0xFF	Access : R/W
(5685h)	FIQ2IRQOUT[31:24]	7:0	See description of '5680h'.	
22h	REG5688	7:0	Default : 0x00	Access : RO
(5688h)	FIQ_IDX[7:0]	7:0	FIQ index for first priority so	ource.
23h	REG568C	7:0	Default : 0x00	Access : RO
(568Ch)	IRQ_IDX[7:0]	7:0	IRQ index for first priority so	ource.
24h	REG5690	7:0	Default : 0x00	Access : R/W
(5690h)	SPARE0[7:0]	7:0	Spare register.	
24h	REG5691	7:0	Default : 0x00	Access : R/W
(5691h)	SPARE1[7:0]	7:0	Spare register.	

Doc. No.: 2011010027 - 317 - 1/5/2011



## XD2MIU Register (Bank = 2B)

XD2MIU	Register (Bank = 2B)				
Index (Absolute)	Mnemonic	Bit	Description		
60h	REG5780	7:0	Default : 0x00	Access : R/W	
(5780h)	-	7:1	Reserved.	~ ~	
	SOFTWARE_RST	0	Set 1 to reset HK_MCU XDAT	A2MIU.	
61h	REG5784	7:0	Default: 0x00	Access : R/W	
(5784h)	RESERVED1[7:0]	7:0	RESERVED1.		
61h	REG5785	7:0	Default: 0x00	Access : R/W	
(5785h)	RESERVED1[15:8]	7:0	See description of '5784h'.		
62h	REG5788	7:0	Default : 0x00	Access : R/W	
(5788h)	-	7:3	Reserved.		
	XB_SDR_MAP_EN	2	Set 1 to enable the mapping of HK_MCU XDATA to MIU.		
	XD2MIU_WPRI	1	XDATA2MIU write Priority.		
	XD2MIU_RPRI	0	XDATA2MIU read Priority.		
63h	REG578C	7:0	Default: 0x00	Access : R/W	
(578Ch)	XB_ADDR[7:0]	7:0	The low bound address of MCU XDATA mapping to MIU. The unit is 1k bytes. The XDATA address is hit if (XB_ADDR[15:8] > xdata_addr[15:10] >= XB_ADDR[7:0]),.		
63h	REG578D	7:0	Default : 0x00	Access : R/W	
(578Dh)	XB_ADDR[15:8]	7:0	See description of '578Ch'.		
64h	REG5790	7:0	Default : 0x00	Access : R/W	
(5790h)	SDR_XD_MAP[7:0]	7:0	The low byte address to accellate the granularity is 64k bytes. The actual address[23:0] to be{SDR_XD_MAP[11:8], SDR_XD_MAP[7:0],xdata_adxdata_addr[15:0] is mcu xdata_addr[15:0] is mcu xdata_addr[15:0].	miu would dr[15:4]}, where	
64h	REG5791	7:0	Default : 0x00	Access : R/W	
(5791h)	SDR_XD_MAP[15:8]	7:0	See description of '5790h'.	•	
65h	REG5794	7:0	Default : 0x00	Access : R/W	
(5794h)	XB_ADDR_1[7:0]	7:0	The low bound address of Months The unit is 1k bytes. The XDATA address is hit if ( xdata_addr[15:10] >= XB_A	XB_ADDR_1[15:8] >	
65h	REG5795	7:0	Default : 0x00	Access : R/W	



Doc. No.: 2011	010027			
XD2MIU	Register (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
(5795h)	XB_ADDR_1[15:8]	7:0	See description of '5794h'.	
66h	REG5798	7:0	Default: 0x00	Access : R/W
(5798h)	SDR_XD_MAP_1_0[7:0]	7:0	The low byte address to access xdata from MIU. The granularity is 4k bytes. Where xdata_addr[15:0] is mcu xdata address of 64l	
66h	REG5799	7:0	Default : 0x00	Access : R/W
(5799h)	SDR_XD_MAP_1_0[15:8]	7:0	See description of '5798h'.	· O*'
67h	REG579C	7:0	Default : 0x00	Access : R/W
(579Ch)	SDR_XD_MAP_1_1[7:0]	7:0	The actual byte address for S {SDR_XD_MAP_1_1[3:0], rec xdata_addr[11:0]}.  Note: Xdata_addr[11:0] come	_sdr_xd_map_1_0[15:0],
67h	REG579D	7:0	Default : 0x00	Access : R/W
(579Dh)	SDR_XD_MAP_1_1[15:8]	7:0	See description of '579Ch'.	

Doc. No.: 2011010027 - 319 - 1/5/2011



## $HAYDN2_0 Register (Bank = 2C)$

HAYD	N2_0 Register (Bank = )	2C)		
Index	Mnemonic	Bit	Description	
2C00h	REG2C00	15:0	Default: 0x0000	Access : R/W
	ENABLE_CTRL[15:0]	15:0	2C00.	
			[15] REG_RESET_ALL.	<b>40</b>
			Audio reset.	
			0 = normal.	
			1 = reset.	•
			[14] REG_GATE_ALL_CLK.	. 0 * '
			All audio clocks gated.	
			0 = normal.	
			1 = gated.	
			[13] REG_MAP_NF_SYNTH_TF	RIG.
			Mmp nf synthesizer trigger.	
			0 = disable.	
		٠.	1 = enable.	
			[12] REG_BT_NF_SYNTH_TRI	G.
			Bt nf synthesizer trigger.	
			0 = disable.	
	26		1 = enable.	
			[11:8] REG_INT_ENABLE.	
			Enable DAC1~4 gating.	
	0, 6		0 = disable.	
			1 = enable.	
		~	[7:4] REG_CIC_ENABLE. Enable ADC1~4 gating.	
		5	0 = disable.	
	× .6' \		1 = enable.	
	0 0 1		[3] reserved.	
			[2] REG_INI_DATASRAM.	
5	6, 00,		Initialize sram.	
			0 = disable.	
			1 = enable.	
80			[1] EN_SDM.	
			Enable SDM.	
			0 = disable.	
			1 = enable.	
			[0] EN_TIME_GEN.	
			Enalbe time gen.	
			0 = disable.	
			1 = enable.	



Index	Mnemonic	Bit	Description		
2C02h	REG2C02	15:0	Default : 0x0000	Access : R/W	
	MUX_CTRL[15:0]	15:0	2C02.		
			[15:11] reserved.		
			[10] BT_ULK_STEREO.		
			Enable bt ulk stereo.		
			$0 = BT_ULK_DPGA_DOUT.$		
			1 = DEC_DATA.		
			[9] REG_DIG_MIC_HPF_BPS_:	1.	
			Bypass digital mic hpf1.	~ O	
			0 = normal.		
			1 = bypass.		
			[8] REG_DIG_MIC_HPF_BPS_0.		
			Bypass digital mic hpf0.		
			0 = normal.		
			1 = bypass.		
			[7:6] reserved.		
			[5] REG_DIG_MIC_128FS.		
			Digital mic select 128fs.		
	. 0		0 = 64fs. 1 = 128fs.		
		<i>&gt;</i> (	[4] REG_DMA_WR_SEL.		
			Select DMA writer input.		
			0 = DEC_DATA_L/R.		
			1 = BT_I2S_RX_LDATA, DEC_	DATA M.	
	60 0		[3:2] REG_DEC_S2M_SEL.	-···· <u>-</u> ··	
		6	Select S2M mode.		
	4 6		00 = 0.5*(L+R).		
			01 = L+R.		
			10 = L.		
5	41, 7.0		11 = R.		
			[1:0] REG_MMP_MUX_SEL.		
			Select MMP input.		
6	7 40		$00 = DMA1_RD_DATA_L/R.$		
			$01 = BT_I2S_RX_DOUT_L/R.$		
	<b>47</b>		10 = DIG_MIC_DATA.		
	<b>&gt;</b>		11 = 0.	T	
2C04h	REG2C04	15:0	Default : 0x0000	Access : R/W	
	MIX_CTRL[15:0]	15:0	2C04.		
			[15:12] reserved.		
			[11:10] REG_DEC_MIX_SEL_L		
			Mix dec_mix input left channel	l <b>.</b>	



Doc. No · 2011010027

HAYDN2_0 Register	(Bank = 2C)	)
-------------------	-------------	---

	<b>N2_0 Register (Bank = </b>					
Index	Mnemonic	Bit	Description			
			00 = 0.			
			$01 = CH1_INT_OUT_L_SYNC.$			
			10 = CH2_INT_OUT_L_SYNC.			
			11 = CH1_INT_OUT_L_SYNC + CH2_INT_OUT_L_SYNC.			
			[9:8] REG_DEC_MIX_SEL_R.			
			Mix dec_mix input right channel.			
			00 = 0.			
			01 = CH1_INT_OUT_R_SYNC.			
			10 = CH2_INT_OUT_L_SYNC.			
			11 = CH1_INT_OUT_R_SYNC + CH2_INT_OUT_L_SYNC.			
			[7:6] REG_DAC_MIX_SEL_L.			
			Mix dac_mix left channel.			
			00 = 0.			
			01 = CH1_ANA_OUT_L_SYNC.			
			10 = CH2_ANA_OUT_L_SYNC.			
		•	11 = CH1_ANA_OUT_L_SYNC + CH2_ANA_OUT_L_SYNC.			
			[5:4] REG_DAC_MIX_SEL_R.			
			Mix dac_mix input right channel.			
			00 = 0.			
	26		01 = CH1_ANA_OUT_R_SYNC.			
		1	10 = CH2_ANA_OUT_L_SYNC.			
			$11 = CH1_IANA_OUT_R_SYNC + CH2_ANA_OUT_L_SYNC.$			
			[3:2] REG_SDM_L_SEL.			
			Mix SDM_DWA_TOP left input.			
			00 = 0.			
		5	01 = DAC_MIX_OUT_L.			
	4 61		10 = DAC_MIX_OUT_R.			
	2 12		$11 = 0.5*(DAC_MIX_OUT_L + DAC_MIX_OUT_R).$			
			[1:0] REG_SDM_R_SEL.			
5	61, 7.0,		Mix SDM_DWA_TOP right input.			
			00 = 0.			
			01 = DAC_MIX_OUT_R.			
60			10 = DAC_MIX_OUT_L.			
			$11 = 0.5*(DAC_MIX_OUT_L +$	- DAC_MIX_OUT_R). T		
2C06h	REG2C06	15:0	Default : 0x05DC	Access : R/W		
	MMP_NF_SYNTH_H[15:0]	15:0	2C06.			
			[15:14] reserved.			
			[13:0].			
			MMP N.F synthesizer value high word.  Dec2hex(round(CLK_AU_HIGH_FREQ/MMP_NF_SYNTH_256F			
			S*2^20/128)).			



Index	Mnemonic	Bit	Description		
2C08h	REG2C08	15:0	Default : 0x0000	Access : R/W	
	MMP_NF_SYNTH_L[15:0]	15:0	2C08. [15:0]. MMP N.F synthesizer value low word. Dec2hex(round(CLK_AU_HIGH_FREQ/MMP_NF_SYNTH_256F_S*2^20/128)).		
2C0Ah	REG2C0A	15:0	Default : 0x05DC	Access : R/W	
	BT_NF_SYNTH_H[15:0]	15:0	2C0A. [15:14] reserved. [13:0]. BT N.F synthesizer value high word. Dec2hex(round(CLK_AU_HIGH_FREQ/BT_NF_SYNTH*2^20/128)).		
2C0Ch	REG2C0C	15:0	Default : 0x0000	Access : R/W	
	BT_NF_SYNTH_L[15:0]	15:0	2C0C. [15:0]. BT N.F synthesizer value low v Dec2hex(round(CLK_AU_HIGH *2^20/128)).	word. H_FREQ/BT_NF_SYNTH_256FS	
2C0Eh	REG2C0E	15:0	Default: 0x0000	Access : R/W	
	SYNTH_BANDWIDTH[15:0]	15:0	2C0E. [15:8] reserved. [7] REG_MMP_FS_SYNTH_FF.  MMP FS synthesizer force lock current frequency. 0 = unlock. 1 = lock. [6:4] REG_MMP_FS_SYNTH_BW.  MMP FS synthesizer bandwidth selection. 0~7 (the higher the narrower). [3] REG_BT_FS_SYNTH_FF.  BT FS synthesizer force lock current frequency. 0 = unlock. 1 = lock. [2:0] REG_BT_FS_SYNTH_BW.  BT FS synthesizer bandwidth selection. 0~7 (the higher the narrower).		
2C10h	REG2C10	15:0	Default : 0x0022	Access : R/W	
	MMP_INT_SYNTH[15:0]	15:0	2C10. [15:7] reserved.		



HAYDN2_0 Register (Bank = 2C)								
Index	Mnemonic	Bit	Description					
			[6:0] MMP_INT_SYNTH.					
2C12h	REG2C12	15:0	Default : 0x0001	Access : R/W				
	MAC_INT_SYNTH[15:0]	15:0	2C12.	A COST III				
		15.0	[15:7] reserved.					
			[6:0] MAC_INT_SYNTH.	X.				
2C14h	REG2C14	15:0	Default : 0x0000	Access : R/W				
	BT_I2S_TRX_CTRL[15:0]	15:0	2C14.	•				
	D1_123_110_C1\\E[13.0]	15.0	[15] RESETB_T/RX.					
			Reset i2s tx and rx.	79				
			0 = reset.					
			1 = normal.					
			[14] REG_I2S_T/RX_FMT.					
			I2s format.					
			0 = i2s.					
			1 = left-justified.					
			[13] REG_I2S_T/RX_FIFO_CLF	₹.				
			Clear tx/rx fifo.					
			0 = normal.					
	26	/	1 = clear.					
		X	[12] REG_I2S_T/RX_MS.					
			Master/slave mode seletion.  0 = slave.					
			1 = master.					
	40° 0\		[11] REG_I2S_T/RX_BCK_INV					
			I2s bck invert.	1				
			0 = normal.					
X	1,6,1		1 = invert.					
	0 10		[10] REG_I2S_T/RX_PCM_MO	DE.				
			I2s PCM mode.					
			0 = disable.					
			1 = enable.					
40	) " " (0, ,		[9:8] REG_I2S_T/RX_BWH.					
			I2sw bit width selection.					
	<b>4</b>		00 = 32.					
			01 = 48.					
			10 = 64.					
			11 = 50.					
			[7:6] I2S_T/RX_MUX_SEL_R. Select right channel input.					
			00 = normal.					

Doc. No.: 2011010027 - 324 - 1/5/2011



HAYD	HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description			
			01 = L.			
			10 = 0.5 (L+R).			
			11 = L+R.			
			[5:4] I2S_T/RX_MUX_SEL_L.			
			Select left channel input.	***		
			00 = normal.			
			01 = R.			
			10 = 0.5 (L+R).			
			11 = L+R.			
			[3:0] resrved.			
2C16h	REG2C16	15:0	Default : 0x0000	Access : R/W		
	EXT_I2S_RX_CTRL[15:0]	15:0	2C16.			
			[15] RESETB_RX.			
			Reset i2s rx.			
			0 = reset.			
			1 = normal.			
			[14] REG_I2S_RX_FMT.			
			I2s format.			
			0 = i2s.			
			1 = left-justified.			
			[13] REG_I2S_RX_FIFO_CLR.			
			Clear rx fifo.			
			0 = normal.			
	600		1 = clear.			
		16	[12] REG_I2S_RX_MS. Master/slave mode selection.			
	4 6		0 = slave.			
	2 12		1 = master.			
	0, 10, 1		[11] REG_I2S_RX_BCK_INV.			
5	47		I2s bck invert.			
			0 = normal.			
			1 = invert.			
66	7 40		[10] REG_I2S_RX_PCM_MODE	<u>.</u>		
			I2s PCM mode.			
			0 = disable.			
	7		1 = enable.			
			[9:8] REG_I2S_RX_BWH.			
			I2sw bit width selection.			
			00 = 32.			
			01 = 48.			
			10 = 64.			



	HAYDN2_0 Register (Bank = 2C)				
Index	Mnemonic	Bit	Description		
			11 = 50. [7:6] I2S_RX_MUX_SEL_R. Select right channel input. 00 = normal. 01 = L. 10 = 0.5 (L+R). 11 = L+R. [5:4] I2S_RX_MUX_SEL_L. Select left channel input. 00 = normal. 01 = R. 10 = 0.5 (L+R). 11 = L+R. [3:0] reserved.	CO.1	
2C18h	REG2C18	15:0	Default : 0x0000	Access : R/W	
	SDM_CTRL[15:0]	15:0	2C18.  [15] REG_SDM_LOOP. Loop sdm input.  0 = disable.  1 = enable.  [14] REG_CLR_MACOVL. Clear mac overflow flag.  0 = normal.  1 = clear.  [13] REG_DAC_TEST_EN. Sdm quant output test mode et one of the state of	audio test clock.	



HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description		
			1 = enable.  [4] REG_SHIFT_DIS.  Disable dwa out bit shift.  0 = enable.  1 = disable.  [3:1] REG_DITHER_SEL.  SDM dither selection.  [0] REG_DITHER_EN.  SDM dither enable.  0 = disable.  1 = enable.	CO.1	
2C1Ah	REG2C1A	15:0	Default : 0x0000	Access : R/W	
	OFFSET_CTRL[15:0]	15:0	2C1A. [15:0] REG_OFFSET[17:2]. SDM input/ quant out offset.		
2C1Ch	REG2C1C	15:0	Default : 0xB000	Access : R/W	
			[15] REG_BT_I2S_BCK_DG_EIBt i2s bck deglitch enable.  0 = disable.  1 = enable.  [14] REG_BT_I2S_LOOP_INNEBt i2s sdo loop back to sdi enable.  1 = enable.  1 = enable.  1 = enable.  [13] REG_BT_I2S_WCK_OEN.  [12] REG_BT_I2S_BCK_OEN.  [11:10] reserved.  [9:8] REG_BT_I2S_WCK_O_SIPAD_BT_I2S_TRX_WCK_O sel  01 = EXT_I2S_RX_WCK_OEN.  [7:6] REG_BT_I2S_WCK_I_SEBt i2s wck input pad select.  01 = PAD_EXT_I2S_RX_WCK_OEN.  [5:4] REG_BT_I2S_BCK_O_SEPAD_BT_I2S_TRX_BCK_O select.  01 = PAD_BT_I2S_TRX_BCK_O select.  01 = EXT_I2S_RX_BCK_O select.	ER. able.  EL. ect. CK_O. C_O. IL.  EX_WCK_I. WCK_I. ect. CCO.	



HAYD	N2_0 Register (Bank =	2C)		
Index	Mnemonic	Bit	Description	
			Default = BT_I2S_TRX_BCK_O.	
			[3:2] REG_BT_I2S_BCK_I_SEL.	
			Bt i2s bck input pad select.	
			01 = PAD_EXT_I2S_RX_BCK_I.	
			Default = PAD_BT_I2S_TRX_BCK_I.	
			[1:0] REG_BT_I2S_SDI_I_SEL.	
			Bt i2s sdi input pad select.	
			01 = PAD_EXT_I2S_RX_SDI_I.	
			10 = DIG_MIC_SDI_I.	
			Default = PAD_BT_I2S_TRX_SDI_I.	
2C1Eh	REG2C1E	15:0	Default : 0xB000 Access : R/W	
	PAD_EXT_I2S_CTRL[15:0]	15:0	2C1E.	
			[15] REG_EXT_I2S_BCK_DG_EN.	
			Extt i2s bck deglitch enable.	
			0 = disable.	
			1 = enable.	
			[14] REG_EXT_I2S_LOOP_INNER.	
			Ext i2s sdo loop back to sdi enable.	
			0 = disable.	
		, (	1 = enable.	
			[13] REG_EXT_I2S_WCK_OEN.	
			[12] REG_EXT_I2S_BCK_OEN.	
			[11:10] reserved.	
	60.0	6	[9:8] REG_EXT_I2S_WCK_O_SEL.	
	UNV	6	PAD_EXT_I2S_RX_WCK_O select.	
			01 = BT_I2S_TRX_WCK_O.	
	72,		Default = EXT_I2S_RX_WCK_O. [7:6] REG_EXT_I2S_WCK_I_SEL.	
34	0, 10, 1		Ext i2s wck input pad select.	
6	91 70°		01 = PAD_BT_I2S_TRX_WCK_I.	
			Default = PAD_EXT_I2S_RX_WCK_I.	
			[5:4] REG_EXT_I2S_BCK_O_SEL.	
60	) " "(0,		PAD_EXT_I2S_RX_BCK_O select.	
			$01 = BT_{12S_{TRX_{BCK_{Q}}}}.$	
Ť	X < >		10 = DIG_MIC_BCK_O.	
			Default = EXT_I2S_RX_BCK_O.	
	•		[3:2] REG_EXT_I2S_BCK_I_SEL.	
			Ext i2s bck input pad select.	
			01 = PAD_BT_I2S_TRX_BCK_I.	
			Default = PAD_EXT_I2S_RX_BCK_I.	
			[1:0] REG_EXT_I2S_SDI_I_SEL.	



HAYD	N2_0 Register (Bank = 2	2C)		
Index	Mnemonic	Bit	Description	
			Ext i2s sdi input pad select.  01 = PAD_BT_I2S_TRX_SDI_I.  10 = DIG_MIC_SDI_I.	
			Default = PAD_EXT_I2S_RX_SDI_I.	
2C20h	REG2C20	15:0	Default : 0x0000	Access : R/W
	PAD_DIG_MIC_CTRL[15:0]	15:0	2C20. [15:12] REG_DIG_MIC_HPF_CORN. Digital mic high pass filter delay control? [11:4] reserved. [3:2] REG_DIG_MIC_BCK_O_SEL. PAD_DIG_MIC_BCK_O select input. 01 = BT_I2S_TRX_SDO_O. Default = DIG_MIC_BCK_O. [1:0] REG_DIG_MIC_SDI_I_SEL. DIG_MIC_SDI_I select input. 01 = PAD_BT_I2S_TRX_SDI_I. 02 = PAD_EXT_I2S_RX_SDI_I. Default = PAD_DIG_MIC_SDI_I.	
2C22h	REG2C22	15:0	Default : 0x0000	Access : R/W
5	MAC_FIFO_RESET[15:0]	15:0	2C22. [15:8] reserved. [7:6] reserved. [5:4] REG_DAC_FIFO_RESET. Reset dac fifo in SRC_INT_TO 0 = normal. 1 = reset. [3:2] reserved. [1:0] REG_ADC_FIFO_RESET. Reset adc fifo in SRC_INT_TO 0 = normal. 1 = reset.	P1~2.
2C24h	REG2C24	15:0	Default : 0x000F	Access : R/W
	FIR_INT_CMP0[15:0]	15:0	2C24. [15:0] REG_DAC_CMP0. Fir coefficient.	
2C26h	REG2C26	15:0	Default : 0xFFA4	Access : R/W
	FIR_INT_CMP1[15:0]	15:0	2C26. [15:0] REG_DAC_CMP1. Fir coefficient.	



Semiconductor  Doc. No.: 2011010027				
	<b>N2_0 Register (Bank = </b>		<u> </u>	
Index	Mnemonic	Bit	Description	
2C28h	REG2C28	15:0	Default : 0x7F40	Access : R/W
	FIR_INT_CMP2[15:0]	15:0	2C28.	
			[15:0] REG_DAC_CMP2.	
20241		4-0	Fir coefficient.	W
2C2Ah		15:0	Default : 0x0022	Access : R/W
	FIR_DEC_CMP0[15:0]	15:0	2C2A.	
			[15:0] REG_ADC_CMP0. Fir coefficient.	
2C2Ch	REG2C2C	15:0	Default : 0xFEF9	Access : R/W
	FIR_DEC_CMP1[15:0]	15:0	2C2C.	
			[15:0] REG_ADC_CMP1.	
			Fir coefficient.	
2C2Eh	REG2C2E	15:0	Default: 0x4461	Access : R/W
	FIR_DEC_CMP2[15:0]	15:0	2C2E.	
			[15:0] REG_ADC_CMP2.	
			Fir coefficient.	Г
2C30h	REG2C30	15:0	Default: 0x7334	Access : R/W
	FIR_DEC_GAIN[15:0]	15:0	2C30.	
			[15:0] REG_ADC_GAIN.	
2022		4=0	Fir coefficient.	
2C32h	REG2C32	15:0	Default: 0x0000	Access : R/W
	BT_I2S_TEST_MD[15:0]	15:0	2C32.	
	O PA	5	REG_I2S_TEST_MD. [15] REG_SINGEN_ENA.	
	3 6 1		Singen enable.	
	0 67		0 = disable.	
			1 = enable.	
	6. 00		[14] REG_SINGEN_SEL.	
			Singen select.	
6			0 = TX. 1 = RX.	
			[13:12].	
			I2s trx data select.	
	*		$00 = I2S_TX_LDATA.$	
			$01 = I2S_TX_RDATA.$	
			10 = I2X_RX_LDATA.	
			11 = I2S_RX_RDATA.	
			[11:8] reserved. [7:4] REG_SINGEN_GAIN.	



Index	Mnemonic	Bit	Description	
			Singen gain select. [3:0] REG_SINGEN_FREQ.	
			Singen frequency select.	
2C34h	REG2C34	15:0	Default: 0x0000	Access : R/W
	CLK_INVT_CTRL[15:0]	15:0	2C34.	
			CLK_INVT_CTRL.	
			[15:9] reserved.	_
			[8] REG_AU_HIGH_FREQ_GA	ITE.
			Clock AU_HIGH_FREQ invert.	
			0 = normal.	
			1 = invert.	
			[7] REG_AU_MAC_INVT.	
			Clock AU_MAC invert.	•
			0 = normal.	
			1 = invert.	
			[6] REG_AU_DAC_INVT.	
			Clock AU_DAC invert.  0 = normal.	
			1 = invert.	
		(	[5] REG_MMP_INT_256FS_INVT.	
			Clock MMP_INT_256FS invert	
			0 = normal.	
			1 = invert.	
	~O' O		[4] REG_BT_INT_256FS_INV	T.
			Clock BT_INT_256FS invert.	
			0 = normal.	
	191		1 = invert.	ND /T
*	0 10		[3] REG_EXT_INT_RX_BCK_I	NVI.
			EXT_INT_RX_BCK invert.	
			0 = normal.	
			1 = invert.	NIV TNIVT
6.6	) (C) ·		[2] REG_EXT_INT_RX_BCK_I EXT_INT_RX_BCK invert.	NV_INVI.
			0 = normal.	
	4		1 = invert.	
			[1] REG_VT_INT_TRX_BCK_I	NVT
	•		BT_INT_TRX_BCK invert.	IV I
			0 = normal.	
			1 = invert.	
			[0] REG_BT_INT_TRX_BCK_I	NV INVT.
			BT_INT_TRX_BCK invert.	



)	No .	2011010027	

Index	Mnemonic	Bit	Description	
IIIGCX	rincinonic		0 = normal.	
			1 = invert.	
20261	DEC2026	45.0		
2C36h	REG2C36	15:0	Default : 0x0000	Access : R/W
	CLK_GATE_CTRL[15:0]	15:0	2C36.	40
			CLK_GATE_CTRL.	
			[15:9] reserved.	
			[8] REG_AU_HIGH_FREQ_GA	λΤΕ.
			Clock AU_HIGH_FREQ gate.	0+1
			0 = normal.	
			1 = gate.	
			[7] REG_AU_MAC_GATE.	
			Clock AU_MAC gate.	
			0 = normal.	*
			1 =gate.	
			[6] REG_AU_DAC_GATE.	
			Clock AU_DAC gate.	
			0 = normal.	
			1 = gate.	
			[5] REG_MMP_INT_256FS_G	AIE.
			Clock MMP_INT_256FS gate.	
			0 = normal.	
			1 = gate.	
			[4] REG_BT_INT_256FS_GAT	Ł.
	<b>60.0</b>		Clock BT_INT_256FS gate.	
		6	0 = normal.	
			1 = gate.	3.4.TE
			[3] REG_EXT_INT_RX_BCK_C	AIE.
*	0 10 1		EXT_INT_RX_BCKgate.	
			0 = normal.	
			1 = gate.	NIV CATE
			[2] REG_EXT_INT_RX_BCK_I	NV_GATE.
0.0			EXT_INT_RX_BCK gate.	
			0 = normal.	
			1 = gate.	CATE
			[1] REG_VT_INT_TRX_BCK_(	JAIC.
			BT_INT_TRX_BCKgate.	
			0 = normal.	
			1 = gate.	NIV CATE
			[0] REG_BT_INT_TRX_BCK_I	NV_GATE.
			BT_INT_TRX_BCK gate.	
			0 = normal.	



Semiconductor  Doc. No.: 2011010027					
N2_0 Register (Bank = ?	2C)				
Mnemonic	Bit	Description			
		1 = gate.			
REG2C38	15:0	Default : 0x0012	Access : R/W		
DIG_MIC_CLK_PHASE[15:0]	15:0	2C38. [15:8] reserved. [7] REG_DIG_MIC_PHASE_INV Digital mic phase invert. 0 = normal	v.		
		0 = normal.  1 = invert.  [6:0] REG_DIG_MIC_PHASE_SEL.  Digital mic phase select.			
REG2C3A	15:0	Default : 0x0000	Access : R/W		
RESERVED_1D[15:0]	15:0	2C3A. [15:0] reserved.			
REG2C3C	15:0	Default: 0x0000	Access : R/W		
TEST_CTRL[15:0]	15:0	2C3C. [15:3] reserved. [2:0] REG_TEST_MUX_SEL. TEST_MUX_OUT select STATUS_0~7.			
REG2C3E	15:0	Default : 0x0000	Access : R/W		
AU_PAD_CTRL[15:0]	15:0	2C3E.			
REG2C40	15:0	Default: 0x3803	Access : R/W		
MMP_DPGA_C1KL[15:U]	15:0	2C40. [15:14] reserved. [13:11] REG_MMP_DPGA_STEP. DPGA sample number select.  0 = 128.  1 = 64.  2 = 32.  3 = 16  7 = 1. [10:4] REG_MMP_DPGA_OFFSET. DPGA gain offset. (+63 ~ -64) * 0.25dB. [3] REG_MMP_DPGA_STATUS_CLR. DPGA status clear. 0 = normal.			
	PREG2C3A REG2C3C TEST_CTRL[15:0]  REG2C3E AU_PAD_CTRL[15:0]	N2_0 Register (Bank = 2C)   Mnemonic   Bit     REG2C38	N2_0 Register (Bank = 2C)		

Doc. No.: 2011010027 - 333 - 1/5/2011

1 = clear.

[2] REG_MMP_DPGA_GAIN_UPDATE.



HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description		
			DPGA gain update.  0 = normal.  1 = update.  [1] REG_MMP_DPGA_FADING.  DPGA fading.  0 = disable.  1 = enable.  [0] REG_MMP_DPGA_ENABLE.  DPGE enable.  0 = disable.  1 = enable.	Tro.	
2C42h	REG2C42	15:0	Default : 0x0240	Access : R/W	
	MMP_DPGA_GAIN_L[15:0]	15:0	2C42. [15:10] reserved. [9:0] REG_MMP_GAIN_L. Left channel gain select. (+144 ~ -448) *0.25dB.		
2C44h	REG2C44	15:0	Default : 0x0240	Access : R/W	
	MMP_DPGA_GAIN_R[15:0]	15:0	2C44. [15:10] reserved. [9:0] REG_MMP_GAIN_R. Right channel gain select. (+144 ~ -448) *0.25dB.		
2C46h	REG2C46	15:0	Default: 0x3823	Access : R/W	
S	BT_ULK_DPGA_CTRL[15:0]	15:0	2C46. [15:14] reserved. [13:11] REG_BT_ULK_DPGA_S DPGA sample number select. 0 = 128. 1 = 64. 2 = 32. 3 = 16 7 = 1. [10:4] REG_BT_ULK_OFFSET. DPGA gain offset. (+63 ~ -64) * 0.25dB. [3] REG_BT_DPGA_STATUS_C DPGA status clear.		



	HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description			
Index	Mnemonic	Bit	Description  1 = clear.  [2] REG_BT_ULK_GAIN_UPDA DPGA gain update.  0 = normal.  1 = update.  [1] REG_BT_ULK_DPGA_FADI DPGA fading.  0 = disable.  1 = enable.  [0] REG_BT_ULK_DPGA_ENAB	ING.		
			DPGE enable.  0 = disable.  1 = enable.			
2C48h	REG2C48	15:0	Default : 0x0240	Access : R/W		
	BT_ULK_DPGA_GAIN[15:0]	15:0	2C48. [15:10] reserved. [9:0] REG_BT_ULK_GAIN. Gain select. (+144 ~ -448) *0.25dB.			
2C4Ah	REG2C4A	15:0	Default : 0x3803	Access : R/W		
	BT_DLK_DPGA_CTRL[15:0]	15:0	2C4A.  [15:14] reserved.  [13:11] REG_BT_DLK_DPGA_MDPGA sample number select.  0 = 128.  1 = 64.  2 = 32.  3 = 16.   7 = 1.  [10:4] REG_BT_DLK_OFFSET. DPGA gain offset.  (+63 ~ -64) * 0.25dB.  [3] reserved.  [2] REG_BT_DLK_GAIN_UPDADPGA gain update.  0 = normal.  1 = update.  [1] REG_BT_DLK_DPGA_FADIDPGA fading.	ATE.		



$\mathcal{L}$	No ·	2011	010027	

Doc. No.: 2011010027  HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description		
			<ul> <li>0 = disable.</li> <li>1 = enable.</li> <li>[0] REG_BT_DLK_DPGA_ENABLE</li> <li>DPGE enable.</li> <li>0 = disable.</li> <li>1 = enable.</li> </ul>	BLE.	
2C4Ch	REG2C4C	15:0	Default : 0x0240	Access : R/W	
	BT_DLK_DPGA_GAIN[15:0]	15:0	2C4C. [15:10] reserved. [9:0] REG_BT_DLK_GAIN. Gain select. (+144 ~ -448) *0.25dB.	Co.,	
2C4Eh	REG2C4E	15:0	Default : 0x0000	Access : R/W	
	RESERVED_27[15:0]	15:0	2C4E. [15:0] reserved.		
2C50h	REG2C50	15:0	Default: 0x0000	Access : RO	
	STS_CLOCK[15:0]	15:0	2C50. TEST_CLK. [15:9] 0. [8] CKM_AU_HIGH_FREQ. [7] CKM_AU_MAC. [6] CKM_AU_DAC. [5] CKM_MMP_INT_256FS. [4] CKM_BT_INT_256FS. [3] CKM_EXT_I2S_RX_BCK. [2] CKM_EXT_I2S_RX_BCK_IN [1] CKM_BT_I2S_TRX_BCK. [0] CKM_BT_I2S_TRX_BCK_IN		
2C52h	REG2C52	15:0	Default : 0x0000	Access : RO	
	STS_SYSTEM[15:0]	15:0	2C52. [15:12] REG_STS_DAC_FIFO_Dac fifo state. [11] REG_STS_MAC_IS_OVL. Mac overflow flag. [10:3] 0. [2] BIST_FAIL_SCALMECH. Scalmech bist fail flag. [1] BIST_FAIL_DAC1FIFO. Dac1 fifo bist fail flag.	STATE.	



	<u>/III III</u>				
 1/5		_ D	-		

HAYDN2_0 Register (Bank = 2C)						
Index	Mnemonic	Bit	Description			
			[0] BIST_FAIL_DAC2FIFO.			
			Dac2 fifo bist fail flag.			
2C54h	REG2C54	15:0	Default : 0x0000	Access : RO		
	STS_EXT_I2S_STATUS1[15:0]	15:0	2C54.	0		
			In DFT mode, [15:0] = I2S_RX_LADATA[15:0].			
			Otherwise,			
			[15:12] 0.			
			[11] I2S_RX_FS_PULSE.	. 0 * 1		
			[10] CKG_I2S_RX_BCK.			
			[9] CLK_I2S_RX_BCK_INV. [8] PAD_I2S_RX_WCK_M.			
			[7] CRT_I2S_RX_BCK.			
			[6] PAD_I2S_RX_BCK_M.			
			[5] PAD_I2S_RX_WCK_S.			
			[4] PAD_I2S_RX_SDI.			
			[3] I2S_RX_VALID. [2] RX_FIFO_STATUS.			
			[1:0] REG_I2S_RX_WIDTH.			
	40		I2s bit width select.			
			00 = 32.			
			01 = 48.			
			10 = 64. $11 = 50.$			
2C56h	REG2C56	15:0	Default : 0x0000	Access : RO		
	STS_BT_I2S_STATUS1[15:0]	15:0	2C56.	1-1-1-1-1-1		
	516_51_125_5111105[[1516]	13.0	In DFT mode, [15:0] = I2S_R	X LDATA[15:0].		
	1,51		Otherwise,			
*	0 10 1		[15] CLK_I2S_RX_BCK.			
6			[14] PAD_I2S_RX_WCK_M.			
			[13] PAD_I2S_RX_WCK_S.			
			[12] PAD_I2S_RX_SDI.			
60	) 40		[11] I2S_RX_VALID.			
			[10] RX_FIFO_STATUS.			
			[9:8] REG_I2S_RX_WIDTH. I2s bit width select.			
	7		00 = 32.			
			01 = 48.			
			10 = 64.			
			11 = 50.			
			[7] CKG_I2S_TX_BCK.			



	N2_0 Register (Bank = 2	2C)		
Index	Mnemonic	Bit	Description	
			[6] PAD_I2S_TX_WCK_M. [5] PAD_I2S_TX_WCK_S. [4] PAD_I2S_TX_SDO. [3] I2S_TX_VALID. [2] TX_FIFO_STATUS. [1:0] REG_I2S_TX_WIDTH.	
2C58h	REG2C58	15:0	Default : 0x0000	Access : RO
	STS_BT_I2S_STATUS2[15:0]	15:0	2C58. [15:0] I2S_TRX_DATA_MUX,	refer to REG2C32.
2C5Ah	REG2C5A	15:0	Default : 0x0000	Access : RO
	STS_MMP_SYNTH_NF_H[15:0]	15:0	2C5A. [15] REG_STS_MMP_FS_SYNTH_NS. [14:0] = REG_STS_MMP_FS_SYNTH_NF[31:17]. High bits of status of mmp fs synth nf.	
2C5Ch	REG2C5C	15:0	Default : 0x0000	Access : RO
	STS_MMP_SYNTH_NF_L[15:0]	15:0	2C5C. [15:0] = REG_STS_MMP_FS_SYNTH_NF[16:1]. Low bits of status of mmp fs synth nf.	
2C5Eh	REG2C5E	15:0	Default: 0x0000	Access : RO
	STS_MMP_SYNTH_FC[15:0]	15:0	2C5E. [15:0] = free run counter valu	ue of SYNTH_MMP_FS.
2C60h	REG2C60	15:0	Default : 0x0000	Access : RO
	STS_BT_SYNTH_NF_H[15:0]	15:0	2C60. [15] REG_STS_BT_FS_SYNTH [14:0] = REG_STS_BT_FS_SY High bits of status of bt fs syn	
2C62h	REG2C62	15:0	Default : 0x0000	Access : RO
	STS_BT_SYNTH_NF_L[15:0]	15:0	2C62. [15:0] = REG_STS_BT_FS_SYNTH_NF[16:1]. Low bits of status of bt fs synth nf.	
2C64h	REG2C64	15:0	Default : 0x0000	Access : RO
	STS_BT_SYNTH_FC[15:0]	15:0	2C64. [15:0] = free run counter value of SYNTH_BT_FS.	
2C66h	REG2C66	15:0	Default : 0x0000	Access : RO
	STS_DPGA_STATUS[15:0]	15:0	2C66. [15:10] = REG_STS_BT_DPGA {DPGA_VLD_ERR_FIRST, DPGIndicates dpga status, includir	



Doc. No.: 2011010027  HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description		
			number.  [9:4] = REG_STS_MMP_DPGA_STATUS.  [3] = REG_STS_BT_ULK_MUTE_DONE.  Bt uplink muted flag.  0 = normal.  1 = muted.  [2] REG_STS_BT_DLK_MUTE_DONE.  Bt downlink muted flag.  0 = normal.  1 = muted.  [1] REG_STS_MMP_MUTE_DONE_L.  Mmp left channel muted flag.  0 = normal.  1 = muted.  [0] REG_STS_MMP_MUTE_DONE_R.  Mmp right channel muted flag.  0 = normal.  1 = muted.		
2C68h	REG2C68	15:0	Default : 0x0000	Access : RO	
	STS_TEST_MUX[15:0]	15:0	2C68. STS_TEST_MUX, refer to REG	2C3C.	
2C6Ah	REG2C6A	15:0	Default : 0x0000	Access : RO	
	STS_RESERVED_35[15:0]	15:0	2C6A.	<u>,                                      </u>	
2C6Ch	REG2C6C	15:0	Default: 0x0000	Access : RO	
	STS_RESERVED_36[15:0]	15:0	2C6C.		
2C6Eh	REG2C6E	15:0	Default : 0x0000	Access : RO	
	STS_RESERVED_37[15:0]	15:0	2C6E.	T	
2C70h	REG2C70	15:0	Default : 0x0000	Access : RO	
	STS_RESERVED_38[15:0]	15:0	2C70.	T	
2C72h	REG2C72	15:0	Default : 0x0000	Access : RO	
	STS_RESERVED_39[15:0]	15:0	2C72.	T	
2C74h	REG2C74	15:0	Default : 0x0000	Access : RO	
	STS_RESERVED_3A[15:0]	15:0	2C74.		
2C76h	REG2C76	15:0	Default : 0x0000	Access : RO	
	STS_RESERVED_3B[15:0]	15:0	2C76.		
2C78h	REG2C78	15:0	Default : 0x0000	Access : RO	
	STS_RESERVED_3C[15:0]	15:0	2C78.		



Doc. No.: 2011010027  HAYDN2_0 Register (Bank = 2C)						
Index	Mnemonic	Bit	Description			
2C7Ah	REG2C7A	15:0	Default : 0x0000	Access : R/W		
	CTRL_RESERVED_3D[15:0]	15:0	2C7A.			
2C7Ch	REG2C7C	15:0	Default : 0x0000	Access : R/W		
	CTRL_RESERVED_3E[15:0]	15:0	2C7C.	~0		
2C7Eh	REG2C7E	15:0	Default : 0x0000	Access : R/W		
	CTRL_RESERVED_3F[15:0]	15:0	2C7E.			
2C80h	REG2C80	15:0	Default : 0x0000	Access : R/W		
	DMA1_CTRL_0[15:0]	15:0	0x80 DMA1_CTRL_0. [15] REG_WR_UNDERRUN_INDMA writer underrun threshold 0 = disable. 1 = enable. [14] REG_WR_OVERRUN_INTDMA writer overrun threshold 0 = disable. 1 = enable. [13] REG_RD_UNDERRUN_INDMA reader underrun threshold 0 = disable. 1 = enable. [12] REG_RD_OVERRUN_INTDMA reader overrun threshold 0 = disable. 1 = enable. [11] REG_WR_FULL_INT_EN. DMA writer full interrupt enable 0 = disable. 1 = enable. [10] REG_RD_EMPTY_INT_EN. DMA reader empty interrupt enable 0 = disable. 1 = enable. [10] REG_RD_EMPTY_INT_EN. DMA reader empty interrupt enable 0 = disable. 1 = enable. [10] REG_RD_EMPTY_INT_EN. DMA reader empty interrupt enable. [10] REG_WR_FULL_FLAG_CL. REG_WR_LOCALBUF_FULL_C. DMA writer full flag clear / DM. buffer full flag clear. 0 = normal. 1 = clear.	d interrupt enable.  _EN. interrupt enable.  T_EN. Id interrupt enable.  EN. I interrupt enable.  Ie. I. Inable.  R / LR.		



	HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description			
			DMA reader full flag clear / DN buffer full flag clear.  0 = normal.  1 = clear.  [6] REG_SEL_TES_BUS.  DMA test bus selection.  0: Select flag.  1: Select test bus.  [5] REG_RD_LR_SWAP_EN.  DMA reader left/right channel  0 = normal.  1 = swap.  [4] REG_PRIORITY_KEEP_HIDDMA reader priority keep high  0 = normal.  1 = keep high priority.  [3] REG_RD_BYTE_SWAP_ENDMA reader byte swap enable  0 = normal.  1 = swap.  [2] REG_RD_LEVEL_CNT_LIVEDMA reader level counter live  0 = level counter free run models and the second	swap enable.  GH.  I.  E_MASK.  mask. de.		
2C82h	REG2C82	15:0	Default : 0x0000	Access : R/W		
	DMA1_CTRL_1[15:0]	15:0	0x82 DMA1_CTRL_1. [15] REG_RD_ENABLE. DMA reader enable. 0 = disable. 1 = enable. [14] REG_RD_INIT. DMA reader initial.			



HAYDN2_0 Register (Bank = 2C)					
Index	Mnemonic	Bit	Description		
			1 = initial.  [13] REG_RD_TRIG.  DMA reader trigger.  0 = normal.  1 = trigger.  [12] REG_RD_LEVEL_CNT_MASK.  DMA reader level counter mask.  0 = normal.  1 = mask.  [11:0] REG_RD_BASE_ADDR[11:0].  DMA reader base address [11:0].		
2C84h	REG2C84	15:0	Default : 0x0000	Access : R/W	
	DMA1_CTRL_2[15:0]	15:0	0x84 DMA1_CTRL_2. [15] Reserved. [14:0] REG_RD_BASE_ADDR[ DMA reader base address [26]	14:0].	
2C86h	REG2C86	15:0	Default : 0x0000	Access : R/W	
	DMA1_CTRL_3[15:0]	15:0	0x86 DMA1_CTRL_3. [15:0] REG_RD_BUFF_SIZE. DMA reader buffer size.		
2C88h	REG2C88	15:0	Default: 0x0000	Access : R/W	
	DMA1_CTRL_4[15:0]	15:0	0x88 DMA1_CTRL_4. [15:0] REG_RD_SIZE. DMA read size.		
2C8Ah	REG2C8A	15:0	Default : 0x0000	Access : R/W	
X	DMA1_CTRL_5[15:0]	15:0	0x8A DMA1_CTRL_5. [15:0] REG_RD_OVERRUN_THDMA reader overrun threshold		
2C8Ch	REG2C8C	15:0	Default : 0x0000	Access : R/W	
40	DMA1_CTRL_6[15:0]	15:0	0x8C DMA1_CTRL_6. [15:0] REG_RD_UNDERRUN_ DMA reader underrun thresho		
2C8Eh	REG2C8E	15:0	Default : 0x0000 Access : RO		
	DMA1_CTRL_7[15:0]	15:0	0x8E DMA1_CTRL_7. [15:0] REG_RD_LEVEL_CNT. DMA reader level counter.		
2C90h	REG2C90	15:0	Default : 0x0000	Access : RO	
	DMA1_CTRL_8[15:0]	15:0	0x90 DMA1_CTRL_8.		



Index	Mnemonic	Bit	Description		
IIIUEX	Michigan	DIC	[7] REG_RD_LOCALBUF_EMF	OTV	
			DMA reader local buffer empty flag.		
			[6] REG_WR_LOCALBUF_FULL.		
			DMA writer local buffer full fla		
			[5] REG_WR_FULL_FLAG.	ay.	
			DMA writer full flag.		
			[4] REG_RD_EMPTY_FLAG.		
			DMA reader empty flag.	•	
			[3] REG_RD_OVERRUN_FLAC		
			DMA reader overrun falg.		
			[2] REG_RD_UNDERRUN_FLA	AG	
			DMA reader underrun flag.		
			[1] REG_WR_OVERRUN_FLA	G.	
			DMA writer overrun flag.	o.	
			[0] REG_WR_UNDERRUN_FL	AG.	
			DMA writer underrun flag.		
2C92h	REG2C92	15:0	Default: 0x0000	Access : R/W	
	DMA1_CTRL_9[15:0]	15:0	0x92 DMA1_CTRL_9.	· ·	
			[15] REG_WR_ENABLE.		
		4	DMA writer enable.		
			0 = disable.		
			1 = enable.		
			[14] REG_WR_INIT.		
	.0'0		DMA writer initial.		
			0 = normal.		
		15	1 = initial.		
	× 6		[13] REG_WR_TRIG.		
	0 63		DMA writer trigger.		
			0 = normal.		
(5)	61		1 = trigger.		
			[12] REG_WR_LEVEL_CNT_M	1ASK.	
			DMA writer level counter mas	sk.	
66	7 40		0 = normal.		
			1 = mask.		
			[11:0] REG_WR_BASE_ADDR[11:0].		
	<b>&gt;</b>		DMA writer base address [11:0].		
2C94h	REG2C94	15:0	Default : 0x0000	Access : R/W	
	DMA1_CTRL_10[15:0]	15:0	0x94 DMA1_CTRL_10.		
			[15] Reserved.		
			[14:0] REG_WR_BASE_ADDR		



Semiconductor					
HAYDI	N2_0 Register (Bank = 2	2C)			
Index	Mnemonic	Bit	Description		
			DMA writer base address [26:	12].	
2C96h	REG2C96	15:0	Default: 0x0000	Access : R/W	
	DMA1_CTRL_11[15:0]	15:0	0x96 DMA1_CTRL_11. [15:0] REG_WR_BUFF_SIZE. DMA writer buffer size.	40	
2C98h	REG2C98	15:0	Default: 0x0000	Access : R/W	
	DMA1_CTRL_12[15:0]	15:0	0x98 DMA1_CTRL_12. [15:0] REG_WR_SIZE. DMA write size.	60.1	
2C9Ah	REG2C9A	15:0	Default: 0x0000	Access : R/W	
	DMA1_CTRL_13[15:0]	15:0	0x9A DMA1_CTRL_13. [15:0] REG_WR_OVERRUN_Th DMA writer overrun threshold.	н.	
2C9Ch	REG2C9C	15:0	Default : 0x0000	Access : R/W	
	DMA1_CTRL_14[15:0]	15:0	0x9C DMA1_CTRL_14. [15:0] REG_WR_UNDERRUN_ DMA writer underrun threshold		
2C9Eh	REG2C9E	15:0	Default : 0x0000	Access : RO	
	DMA1_CTRL_15[15:0]	15:0	0x9E DMA1_CTRL_15. [15:0] REG_WR_LEVEL_CNT. DMA writer level counter.		
2CE0h	REG2CE0	15:0	Default: 0x0000	Access : R/W	
S	DMA_TEST_CTRL0[15:0]	15:0	0xE0 DMA_TEST_CTRL0.  [0] DMA_TEST_WR_EN.  DMA test wrtier enable.  [1] DMA_TEST_WR.  DMA test writer.  [3:2] DMA_TEST_WR_SEL.  DMA test writer selection.  [4] DMA_TEST_RD_EN.  DMA test reader enable.  [5] DMA_TEST_RD.  DMA test reader.  [7:6] DMA_TEST_RD_SEL.  DMA test reader selection.		
2CE2h	REG2CE2	15:0	Default : 0x0000	Access : R/W	
	DMA_TEST_CTRL1[15:0]	15:0	0xE2 DMA_TEST_CTRL1. [15:0] DMA_WR_DATA_L_MU		

Doc. No.: 2011010027 - 344 - 1/5/2011



$D \cap C \mid$	No.	2011	<b>Ი1</b> ᲘᲘ27	

Doc. No.: 2011010027  HAYDN2_0 Register (Bank = 2C)				
Index	Mnemonic	Bit	Description	
			DMA writer data left echannel	value.
2CE4h	REG2CE4	15:0	Default : 0x0000	Access : R/W
	DMA_TEST_CTRL2[15:0]	15:0	0xE4 DMA_TEST_CTRL2. [15:0] DMA_WR_DATA_R_MU DMA writer data right echanne	
2CE6h	REG2CE6	15:0	Default: 0x0000	Access : RO
	DMA_TEST_CTRL3[15:0]	15:0	0xE6 DMA_TEST_CTRL3. [15:0] DMA_RD_DATA_L. DMA read DATA left channel.	60.1
2CE8h	REG2CE8	15:0	Default: 0x0000	Access : RO
	DMA_TEST_CTRL4[15:0]	15:0	0xE8 DMA_TEST_CTRL4. [15:0] DMA_RD_DATA_R. DMA read DATA right channel	
2CEAh	REG2CEA	15:0	Default: 0x0000	Access : R/W
	DMA_TEST_CTRL5[15:0]	15:0	OxEA DMA_TEST_CTRL5.  DMA1 sine generator setting [15] REG_SINE_GEN_EN.  Sine generator enable. [14] REG_SINE_GEN_RD_WR.  Sine generator select reader of the control of th	or writer.
2CECh	DMA_TEST_CTRL6[15:0]	<b>15:0</b> 15:0	Default: 0x0000  0xEC DMA_TEST_CTRL6.  DMA2 sine generator setting.  [15] REG_SINE_GEN_EN.  Sine generator enable.  [14] REG_SINE_GEN_RD_WR.  Sine generator select reader of	



Index	Mnemonic	Bit	Description
			0 = reader.
			1 = writer.
			[11] REG_DMA_TEST_SEL_H.
			DMA test bus select high word.
			0 = low word.
			1 = high word.
			[10:8] REG_DMA_TEST_SEL.
			DMA test bus selection.
			[3:0] REG_SINE_GEN_FREQ.
			Sine generator frequency selection.
			[7:4] REG_SINE_GEN_GAIN.
			Sine generator gain selection.
2CEEh	REG2CEE	15:0	Default: 0x0000 Access: R/W
	DMA_TEST_CTRL7[15:0]	15:0	0xEE DMA_TEST_CTRL7.
			DMA3 sine generator setting.
			[15] REG_SINE_GEN_EN.
			Sine generator enable.
			[14] REG_SINE_GEN_RD_WR.
	. 6		Sine generator select reader or writer.
		. (	0 = reader.
			1 = writer.
			[11] REG_DMA_TEST_SEL_H.
			DMA test bus select high word.
	~O' O'		0 = low word.
			1 = high word.
	OW	19	[10:8] REG_DMA_TEST_SEL.
	Y GAN	22	[10:8] REG_DMA_TEST_SEL.  DMA test bus selection.
	at USA	23	
×	al Espain	29	DMA test bus selection.
Š	arksal	29	DMA test bus selection. [3:0] REG_SINE_GEN_FREQ.

Doc. No.: 2011010027 - 346 - 1/5/2011

## HAYDN2_1 Register (Bank = 2D)

HAYD	N2_1 Register (Bank =	2D)		
Index	Mnemonic	Bit	Description	
2D00h	REG2D00	15:0	Default : 0x0000	Access : R/W
	ANALOG_CTRL00[15:0]	15:0	2D00.  [14] INT_AU_DET_TEST_MODE.  Interrupt audio detect test mode.  [13] INT_AU_DET_TEST_VALUE.  Interrupt audio detect test value.  [12] REG_RSTZ_AU_DET.  Rest audio detect.	
2D02h	REG2D02	15:0	Default: 0x0000	Access : R/W
	ANALOG_CTRL01[15:0]	15:0		
2D04h	REG2D04	15:0	Default : 0x0000	Access: R/W
	ANALOG_CTRL02[15:0]	15:0	2D04. RIU_ANALOG_CTRL02[15] BG_LP_MODE_12. RIU_ANALOG_CTRL02[14] EN_AUDIO_IBIAS_12. RIU_ANALOG_CTRL02[13:12] IBSEL_AUDIO_12. RIU_ANALOG_CTRL02[11] EN_BG_12. RIU_ANALOG_CTRL02[10:8] TST_AUDIO_12.	



	<b>N2_1 Register (Bank = </b> 2			
Index	Mnemonic	Bit	Description	
			RIU_ANALOG_CTRL02[7] EN_SPKDET_12. RIU_ANALOG_CTRL02[6:2] AUDIO_PORT_12. RIU_ANALOG_CTRL02[1] DRV_REF_SEL_12. RIU_ANALOG_CTRL02[0] reserved.	
2D06h	REG2D06	15:0	Default : 0x0004 Access : R/W	
	ANALOG_CTRL03[15:0]	15:0	2D06. [15:14] SEL_CK_12. "Selected audio input clock: 00: From crystal, 10: From digital clock, 11: From digital clock ". [13] POS_RL_12. "Audio DAC data latching mode select. 0: Negative edge select. 1: Positive edge select. 1: Positive edge select". [12] LD012_VC_12. DAC 1.2V LDO voltage select 0:1.2V, 1:1.3V. [11] EN_DAC_L_12. Enable L channel DAC, 0:disable, 1:enable. [10] EN_DAC_R_12. Enable R channel DAC, 0:disable, 1:enable. [9] reserved. [8:6] GAIN_EAR_12. "Earphone gain control: 000: Gain=0.6; 001: Gain=0.4; 010: Gain=1.0; 011: Gain=1.2; 100: Gain=1.6, 101: Gain=2.0; 110: Gain=2.4". [5] EN_EAR_12. Enable earphone, 0: disable, 1:enable. [4] EN_STG2LP_12. "Earphone driver lower power stage enable, 0: Disable, 1:enable". [3] EN_STG2AB_12. "Earphone driver class AB drive stage enable, 0: Disable, 1:enable". [2] EN_OPLP_12.	



Index	Mnemonic	Bit	Description		
Index	Milemonic	DIL		Leanalda	
			OPLP amp enable,0:disable, 1	r:enable.	
			[1] EN_LT_12.  Earphone driver left channel (	anable Ordicable Trenable	
			[0] EN_RT_12.	eriable, 0. disable, 1.eriable.	
			=   =	l enable, 0: disable, 1:enable.	
2D08h	REG2D08	15:0	Default : 0x0000	Access: R/W	
<b></b>	ANALOG_CTRL04[15:0]	15:0	2D08.	Access 1 Ity II	
	ANALOG_CIRLOT[13.0]	13.0	[15:13] MX_ENL_12.		
			"Earphone left channel MUX of	control	
			000: DAC left channel output;		
			000: DAC left channel output,		
			001. VMID, 010: AVSS_DRV;		
			010: AVSS_DRV, 011: DAC right channel output;		
			100: Linein1 differential input.		
			101: Linein2 differential input.		
		•	110: Linein1 P and VMID as stereo single end input.		
			111: Linein2 P and VMID as stereo single end input".		
			[12:10] MX_ENR_12.		
			"Earphone right channel MUX control:		
			000: DAC right channel output;		
			001: VMID; 010: AVSS_DRV;		
			011: DAC left channel output	,	
			100: Linein1 differential input		
	40° 6		101: Linein2 differential input		
			110: Linein1 N and VMID as s	•	
			111: Linein2 N and VMID as s	stereo single end input".	
	45'		[9] EAR_MUTE_12.		
94	0 ( )		Mute the earphone, 0: not mi	ute, 1: mute.	
			[8:7] ISEL_DRV_12.		
			"Drive op bias current setting	:	
			00: 5u,		
0.0	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		01: 2.5u,		
K			10: 10u, 11: 7.5u".		
			[6:5] ISEL_PRTN_EAR_12.		
			"OCP bias current select (NMC	OS)	
	•		00: 5u,	oo,.	
			01: 2.5u,		
			10: 10u,		
			11: 7.5u".		
			[4:3] ISEL_PRTP_EAR_12.		



	N2_1 Register (Bank = 2	2D)			
Index	Mnemonic	Bit	Description		
			"OCP bias current select (PMO	S).	
			00: 5u,		
			01: 2.5u, 10:		
			10u,		
			11: 7.5u".		
			[2:1] TCSEL_12.  "Control the oplp output current to control the.		
			Vcm set up time when audio p		
			00: 0.5s,	NOTICE OF IT	
			01: 1s,	69	
			10: 0.25s,		
			11: 0.125s".		
			[0] EAR_POPRES_12.		
			"Earphone depop res control:		
20041	DECORDA	45.0	X0: AC mode(r=500); X1: DC		
2D0Ah	REG2DOA	15:0	Default : 0x0000	Access : R/W	
2044	ANALOG_CTRL05[15:0]	15:0	2D0A reserved.	. 5/11/	
2D14n	REG2D14	15:0			
	ANALOG_CTRL10[15:0]	15:0	2D14.		
			[15] SPK_PLGUIN_12. Plugin test.		
2D16h	REG2D16	15:0	Default : 0x0000	Access : R/W	
201011			2D16.	ACCESS: R/ W	
2D18h	ANALOG_CTRL11[15:0] REG2D18	15:0 <b>15:0</b>	Default : 0x0000	Access : RO	
201011				ACCESS: RO	
	ANALOG_CTRL12[15:0]	15:0	2D18. [12] = REG_SPK_PLUGIN.		
			[11] = REG_SPK_UNPLUG.		
			[5] = INT SPK UNPLUG.		
	L. V.		[4] = INT_SPK_PLUGIN.		
2D1Ah	REG2D1A	15:0	Default : 0x0000	Access : RO	
6.0	ANALOG_CTRL13[15:0]	15:0	2D1A.		
			[14] = INT_AUDIO_ATOP.		
			[12] = OCP_DRV_12.		
	*		[11] = DFT_ANALOG_INPUT.		
			[5] = REG_SPK_STATE.	T	
2D1Ch	REG2D1C	15:0	Default : 0x0000	Access : RO	
	ANALOG_CTRL14[15:0]	15:0	2D1C.		
			Reserved.		



HAYDN2_1 Register (Bank = 2D)						
Index Mnemonic Bit Description						
2D1Eh	REG2D1E	15:0	Default: 0x0000	Access : RO		
	ANALOG_CTRL15[15:0]	15:0	2D1E. [4] SPK_PLUGIN_12. [1] CRT_AU_DAC.			

310034



HVSP Register (Bank = 2E)

HVSP Reg	gister (Bank = 2E)			
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG5C04	7:0	Default : 0x00	Access : R/W
(5C04h)	-	7:2	Reserved.	<u> </u>
	BYPASS_VSC	1	Bypass Vertical scaling.	
	SW_RST	0	Software reset, set "1" to rese	et.
02h	REG5C08	7:0	Default : 0x00	Access: R/W
(5C08h)	HSD_DST_HSIZE[7:0]	7:0	HSD_DST_HSIZE is HSD outpo	ut pixel number -1.
02h	REG5C09	7:0	Default : 0x00	Access : R/W
(5C09h)	-	7:4	Reserved.	
	HSD_DST_HSIZE[11:8]	3:0	See description of '5C08h'.	<b>Y</b>
03h	REG5C0C	7:0	Default : 0x00	Access : R/W
(5C0Ch)	HSC_DST_HSIZE[7:0]	7:0	HSC_DST_HSIZE is horizontal	output pixel number -1.
03h	REG5C0D	7:0	Default: 0x00	Access : R/W
(5C0Dh)	-	7:4	Reserved.	
	HSC_DST_HSIZE[11:8]	3:0	See description of '5C0Ch'.	
04h	REG5C10	7:0	Default : 0x00	Access : R/W
(5C10h)	VSC_DST_VSIZE[7:0]	7:0	Vsc_dst_hsize is vertical output line number -1.	
04h	REG5C11	7:0	Default: 0x00	Access : R/W
(5C11h)	- 40' 0	7:4	Reserved.	
	VSC_DST_VSIZE[11:8]	3:0	See description of '5C10h'.	
05h	REG5C14	7:0	Default : 0x00	Access : R/W
(5C14h)	H_INI_FAC[7:0]	7:0	Horizontal initial factor (s.20).	
05h	REG5C15	7:0	Default : 0x00	Access : R/W
(5C15h)	H_INI_FAC[15:8]	7:0	See description of '5C14h'.	
06h	REG5C18	7:0	Default : 0x00	Access : R/W
(5C18h)	- 20	7:5	Reserved.	
	H_INI_FAC[20:16]	4:0	See description of '5C14h'.	
07h	REG5C1C	7:0	Default : 0x00	Access : R/W
(5C1Ch)	H_SCL_FAC[7:0]	7:0	Horizontal scaling factor (4.20	).
07h	REG5C1D	7:0	Default : 0x00	Access : R/W
(5C1Dh)	H_SCL_FAC[15:8]	7:0	See description of '5C1Ch'.	
08h	REG5C20	7:0	Default : 0x10	Access : R/W



HVSP Re	gister (Bank = 2E)			
Index (Absolute)	Mnemonic	Bit	Description	
(5C20h)	H_SCL_FAC[23:16]	7:0	See description of '5C1Ch'.	
09h	REG5C24	7:0	Default : 0x00	Access : R/W
(5C24h)	V_INI_FAC[7:0]	7:0	Vertical initial factor (s.20).	
09h	REG5C25	7:0	Default : 0x00	Access : R/W
(5C25h)	V_INI_FAC[15:8]	7:0	See description of '5C24h'.	
0Ah	REG5C28	7:0	Default : 0x00	Access : R/W
(5C28h)	-	7:5	Reserved.	×0'
	V_INI_FAC[20:16]	4:0	See description of '5C24h'.	O
0Bh	REG5C2C	7:0	Default : 0x00	Access : R/W
(5C2Ch)	V_SCL_FAC[7:0]	7:0	Vertical scaling factor (4.20).	
0Bh	REG5C2D	7:0	Default : 0x00	Access : R/W
(5C2Dh)	V_SCL_FAC[15:8]	7:0	See description of '5C2Ch'.	
0Ch	REG5C30	7:0	Default : 0x10	Access : R/W
(5C30h)	V_SCL_FAC[23:16]	7:0	See description of '5C2Ch'.	
0Ch	REG5C31	7:0	Default : 0x00	Access : R/W
(5C31h)	VSC_MODE	7	Vsc mode 0: filt mode 1: CB mode.	
	VSP_DITH_EN	6	Enable vsc dith.	
	-	5:0	Reserved.	
0Dh	REG5C34	7:0	Default : 0x00	Access : R/W
(5C34h)	- ( )	7:2	Reserved.	
	RAM_W_FAST_MODE	1	Coefficient SRAM write fast m	ode.
	1,5		(Auto increase address after v	vrite reg_ram_wdat_h).
X,C	RAM_RW_EN	0	Coefficient SRAM read/write e	nable.
0Eh	REG5C38	7:0	Default : 0x00	Access: R/W
(5C38h)	RAM_WDATA_L[7:0]	7:0	Coefficient SRAM write data (I	low).
0Eh	REG5C39	7:0	Default : 0x00	Access: R/W
(5C39h)	-	7:3	Reserved.	
	RAM_WDATA_L[10:8]	2:0	See description of '5C38h'.	
0Fh	REG5C3C	7:0	Default : 0x00	Access: R/W
(5C3Ch)	RAM_WDATA_H[7:0]	7:0	Coefficient SRAM write data (I	high).
0Fh	REG5C3D	7:0	Default : 0x00	Access: R/W
(5C3Dh)	-	7:3	Reserved.	
	RAM_WDATA_H[10:8]	2:0	See description of '5C3Ch'.	



Doc. No.: 2011010027					
<b>HVSP</b> Reg	gister (Bank = 2E)				
Index (Absolute)	Mnemonic	Bit	Description		
10h	REG5C40	7:0	Default : 0x00	Access : R/W	
(5C40h)	RAM_ADDR[7:0]	7:0	Coefficient SRAM read/write a	ddress.	
10h	REG5C41	7:0	Default : 0x00	Access : R/W	
(5C41h)	RAM_W_PULSE	7	Coefficient SRAM write pulse.		
	-	6:0	Reserved.		
11h	REG5C44	7:0	Default : 0x00	Access : RO	
(5C44h)	RAM_RDATA_L[7:0]	7:0	Coefficient SRAM read data (lo	ow).	
11h	REG5C45	7:0	Default : 0x00	Access : RO	
(5C45h)	-	7:3	Reserved.		
	RAM_RDATA_L[10:8]	2:0	See description of '5C44h'.		
12h	REG5C48	7:0	Default : 0x00	Access : RO	
(5C48h)	RAM_RDATA_H[7:0]	7:0	Coefficient SRAM read data (h	igh).	
12h	REG5C49	7:0	Default : 0x00	Access : RO	
(5C49h)	-	7:3	Reserved.		
I	RAM_RDATA_H[10:8]	2:0	See description of '5C48h'.		
13h	REG5C4C	7:0	Default : 0x00	Access : R/W	
(5C4Ch)	-	7:6	Reserved.		
	V_CORING_Y_TH[5:0]	5:0	VSC Luma coring threshold.		
13h	REG5C4D	7:0	Default : 0x00	Access : R/W	
(5C4Dh)	- CY V	7:6	Reserved.		
	H_CORING_Y_TH[5:0]	5:0	HSC Luma coring threshold.		
14h	REG5C50	7:0	Default : 0x00	Access : R/W	
(5C50h)	HSD_HFAC_INI[7:0]	7:0	Horizontal scaling down (CB) i	nitial factor.	
14h	REG5C51	7:0	Default : 0x00	Access : R/W	
(5C51h)	HSD_HFAC_INI[15:8]	7:0	See description of '5C50h'.		
15h	REG5C54	7:0	Default : 0x00	Access : R/W	
(5C54h)	-	7:4	Reserved.		
	HSD_HFAC_INI[19:16]	3:0	See description of '5C50h'.		
16h	REG5C58	7:0	Default : 0x00	Access : R/W	
(5C58h)	HSD_HFACTOR[7:0]	7:0	Horizontal scaling down (CB) f	actor.	
16h	REG5C59	7:0	Default : 0x00	Access : R/W	
(5C59h)	HSD_HFACTOR[15:8]	7:0	See description of '5C58h'.		
17h	REG5C5C	7:0	Default : 0x00	Access : R/W	



HVSP Reg	gister (Bank = 2E)			
Index (Absolute)	Mnemonic	Bit	Description	
(5C5Ch)	-	7:4	Reserved.	
	HSD_HFACTOR[19:16]	3:0	See description of '5C58h'.	•
17h	REG5C5D	7:0	Default : 0x00	Access : R/W
(5C5Dh)	HSD_EN	7	HSD filter enable 0: disable 1:	enable.
	-	6:0	Reserved.	
18h	REG5C60	7:0	Default : 0x00	Access : R/W
(5C60h) 7		7	Reserved.	~ O ~
	H_FORCE_Y_BI	6	Force HSC luma bi-linear.	
	H_CHROMA_LP	5	HSC chroma low pass filter 0: disable 1: enable.	
	HFILT_MODE	4	4 HSC filter mode. 0: 2-tap. 1: 4-tap. 3:0 Reserved.	
	-	3:0		
19h	REG5C64	7:0	Default: 0x03	Access : R/W
(5C64h)	AVG_SHIFT_VFAC	7	Enable auto shift vertical scaling factor with vertical average.	
	-	6:5	Reserved.	
	V_COEF_SRAM_HI	4	VSC Use high 128 coefficient sram when reg_coef_mode=1.	
	H_COEF_SRAM_HI	3	HSC Use high 128 coefficient sram when reg_coef_mode=1.	
	COEF_MODE	2	Coefficient SRAM mode: 0: Use all 256 sram coefficient 1: Use 128 sram coefficients.	ts.
	V_COEF_LINEAR	1	VSC use linear coefficient (note: when enable linear coefficient reg_vfilt_mode should be 0).	
5	H_COEF_LINEAR	0	HSC use linear coefficient (not coefficient reg_hfilt_mode sho	
19h	REG5C65	7:0	Default : 0x02	Access : R/W
(5C65h)	- 0	7:4	Reserved.	
4	HSD_CR_LOAD_INI	3	HSD cr_load_ini: 0: Initial load cb. 1: Initial load cr.	
•	HSD_422TO444_MODE[1: 0]	2:1	HSD 422to444_mode mode: 0x: Duplicate. 3: Center. 2: YC co-sited.	
	-	0	Reserved.	



HVSP Reg	pister (Bank = 2E)			
Index (Absolute)	Mnemonic	Bit	Description	
1Ah	REG5C68	7:0	Default : 0x00	Access : R/W
(5C68h)	-	7:6	Reserved.	
	V_FORCE_Y_BI	5	Force VSC luma bi-linear.	
	V_CHROMA_LP	4	VSC chroma low-pass filter 0:	disable 1: enable.
	VFILT_MODE[1:0]	3:2	VSC filter mode: 0: 2-tap. 1: 4-tap. 2: 8-tap. 3: Reserved.	CO.1
	LINE_AVG[1:0]	1:0	VSC line average mode. 0: No average. 1: 2 lines average. 2: 4 lines average. 3: 8 lines average.	
1Ah	REG5C69	7:0	Default: 0x00	Access : R/W
(5C69h)	-	7:4	Reserved.	
	VSC_INI_AVG[3:0]	3:0	VSC initial shift line (-7 $\sim$ +7).	
1Bh	REG5C6C	7:0	Default: 0x00	Access : R/W
(5C6Ch)	-	7:2	Reserved.	
	HSC_COEF_FORCE_Y	1	Force HSC Ccoef equal to Ycoe	ef for RGB mode.
	VSC_COEF_FORCE_Y	0	Force VSC Ccoef equal to Ycoe	ef for RGB mode.
1Ch	REG5C70	7:0	Default : 0x00	Access : R/W
(5C70h)	V_INI_FAC_ODD[7:0]	7:0	Vertical initial factor (s.20).	T
1Ch	REG5C71	7:0	Default : 0x00	Access : R/W
(5C71h)	V_INI_FAC_ODD[15:8]	7:0	See description of '5C70h'.	T
1Dh	REG5C74	7:0	Default : 0x18	Access : R/W
(5C74h)	-	7:5	Reserved.	
<u> </u>	V_INI_FAC_ODD[20:16]	4:0	See description of '5C70h'.	T
1Dh	REG5C75	7:0	Default : 0x00	Access : R/W
(5C75h)	INTLAC_MODE	7	Enable interlace mode.	
· ·	INTLAC_FLD_INV	6	When interlace mode inverse	external field signal.
	INTLAC_LOCAL	5	When interlace mode use local	l field signal.
	-	4:0	Reserved.	
1Fh	REG5C7C	7:0	Default: 0x41	Access: RO, R/W



	Doc. No.: 2011010027  HVSP Register (Bank = 2E)					
Index (Absolute)	Mnemonic	Bit	Description			
(5C7Ch)	CLR_AFTER_LAST_OUT	7	Enable clear all blocks after last pixel output to next IP.			
	MASK_BI_EXTRA	6	Enable masking duplicated write last line to LB at 2-tap filter mode.			
	-	5:4	Reserved.			
	BIST_FAIL[2:0]	3:1	BIST fail indicator.			
	SRAM_CG_EN	0	SRAM CG enable.			
1Fh	REG5C7D	7:0	Default : 0x00	Access : RO		
(5C7Dh)	-	7:4	Reserved.			
	SC_DONE[3:0]	3:0	SC done status (hsd_done,vSC_DONE,hSC_DONE,pp_done).			
30h	REG5CC0	7:0	Default : 0x20	Access : R/W		
(5CC0h)	H_TOTAL[7:0]	7:0	Patgen_H_TOTAL.			
30h (5CC1h)	REG5CC1	7:0	Default : 0x03	Access : R/W		
	-	7:4	Reserved.			
	H_TOTAL[11:8]	3:0	See description of '5CC0h'.			
31h	REG5CC4	7:0	Default : 0x58	Access : R/W		
(5CC4h)	V_TOTAL[7:0]	7:0	Patgen_V_TOTAL.	1		
31h	REG5CC5	7:0	Default: 0x02	Access : R/W		
(5CC5h)	-	7:4	Reserved.			
	V_TOTAL[11:8]	3:0	See description of '5CC4h'.	1		
32h	REG5CC8	7:0	Default : 0x30	Access : R/W		
(5CC8h)	H_BLOCK[7:0]	7:0	Patgen_H_BLOCK.	1		
32h	REG5CC9	7:0	Default : 0x00	Access : R/W		
(5CC9h)	- ~ ~ ~	7:2	Reserved.  See description of '5CC8h'.			
5	H_BLOCK[9:8]	1:0				
33h	REG5CCC	7:0	Default : 0x20	Access : R/W		
(5CCCh)	V_BLOCK[7:0]	7:0	Patgen_V_BLOCK.			
33h	REG5CCD	7:0	Default : 0x00	Access : R/W		
(5CCDh)		7:2	Reserved.			
	V_BLOCK[9:8]	1:0	See description of '5CCCh'.			
34h	REG5CD0	7:0	Default : 0x00	Access : R/W		
(5CD0h)	-	7:6	Reserved.			
	PAT2SRC_RDY_SEL[1:0]	5:4	PAT2SRC_RDY_SEL.			
	RANDOM_SEL[1:0]	3:2	RANDOM_SEL.			



Doc. No : 2011010027						
HVSP Register (Bank = 2E)						
Index (Absolute)	Mnemonic	Bit	Description			
	PAT_DATA_SEL	1	PAT_DATA_SEL.			
	PAT_TIMING_SEL	0	PAT_TIMING_SEL.			

Doc. No.: 2011010027 - 358 - 1/5/2011



VPS Register (Bank = 2E)

VPS Regi	ster (Bank = 2E)			
Index (Absolute)	Mnemonic	Bit	Description	
40h	REG5D00	7:0	Default : 0x00	Access : R/W
(5D00h)	-	7	Reserved.	
	MAIN_Y_LPF_COEF[2:0]	6:4	Main window horizontal Y low pass filter coefficient.	
	-	3:1	Reserved.	
	MAIN_POST_PEAKING_EN	0	Main window 2D peaking enable.	
40h (5D01h)	REG5D01	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	
	MAIN_BAND4_PEAKING_EN	3	Main window band4 peaking enable.	
	MAIN_BAND3_PEAKING_EN	2	Main window band3 peaking enable.	
	MAIN_BAND2_PEAKING_EN	1	Main window band2 peaking enable.	
	MAIN_BAND1_PEAKING_EN	0	Main window band1 peaking enable.	
43h (5D0Ch)	REG5D0C	7:0	Default : 0x00	Access : R/W
	MAIN_CORING_THRD_2[3:0]	7:4	Main window coring threshold 2.	
	MAIN_CORING_THRD_1[3:0]	3:0	Main window coring threshold 1.	
43h	REG5D0D	7:0	Default : 0x10	Access : R/W
(5D0Dh)	-	7:6	Reserved.	
	MAIN_OSD_SHARPNESS_CTRL[5:0]	5:0	Main window user sharpness adjust.	
48h	REG5D20	7:0	Default : 0x00	Access : R/W
(5D20h)	- 0	7:6	Reserved.	
	MAIN_BAND1_COEF[5:0]	5:0	Main window band1 coefficient.	
48h	REG5D21	7:0	Default : 0x00	Access : R/W
(5D21h)	- \\	7:6	Reserved.	
9	MAIN_BAND2_COEF[5:0]	5:0	Main window band2 coefficient.	
49h	REG5D24	7:0	Default : 0x00	Access : R/W
(5D24h)	- 20	7:6	Reserved.	
	MAIN_BAND3_COEF[5:0]	5:0	Main window band3 coefficient.	
49h	REG5D25	7:0	Default : 0x00	Access : R/W
(5D25h)	-	7:6	Reserved.	
	MAIN_BAND4_COEF[5:0]	5:0	Main window band4 coefficient.	



IPM Register (Bank = 2F)

IPM Regi	ster (Bank = 2F)			
Index (Absolute)	Mnemonic	Bit	Description	
00h (5E00h)	REG5E00	7:0	Default : 0x00	Access : R/W
	INTERLACE_OUT	7	Interlace output.	
	-	6:2	Reserved.	
	EN_IPM	1	Enable IPM.	
	IPM_TRIG_SEL	0	IPM trigger method selection.	
00h	REG5E01	7:0	Default : 0x00	Access : R/W
(5E01h)	IPM_2FB_EN	7	IPM 2 frame buffer mode.	
	-	6:3	Reserved.	
	422_YC_ORDER	2	YUV422 source data arrangement order:	
			MSB<->LSB.	
		4.	0: {Y1,Cr,Y0,Cb}. 1: {Cr,Y1,Cb,Y0}.	
	-	1	Reserved.	
	444_EN	0	YUV 444 data format.	
01h	REG5E04	7:0	Default : 0x00	Access : R/W
(5E04h)	PITCH[7:0]	7:0	Source frame buffer PITCH.	
01h	REG5E05	7:0	Default: 0x00	Access : R/W
(5E05h)	-	7:3	Reserved.	
	PITCH[10:8]	2:0	See description of '5E04h'.	
04h	REG5E10	7:0	Default : 0xCF	Access : R/W
(5E10h)	PIC_WIDTH_M1[7:0]	7:0	Source image width minus one.	
04h	REG5E11	7:0	Default: 0x02	Access : R/W
(5E11h)		7:4	Reserved.	
	PIC_WIDTH_M1[11:8]	3:0	See description of '5E10h'.	
05h	REG5E14	7:0	Default : 0xDF	Access : R/W
(5E14h)	PIC_HEIGHT_M1[7:0]	7:0	Source image height minus one.	
05h	REG5E15	7:0	Default : 0x01	Access : R/W
(5E15h)	-	7:4	Reserved.	
	PIC_HEIGHT_M1[11:8]	3:0	See description of '5E14h'.	
06h (5E18h)	REG5E18	7:0	Default : 0x00	Access : R/W
	STARTX[7:0]	7:0	Horizontal start offset.	
			(Unit: pixel).	



IPM Regi	IPM Register (Bank = 2F)					
Index (Absolute)	Mnemonic	Bit	Description			
06h	REG5E19	7:0	Default : 0x00	Access : R/W		
(5E19h)	-	7:4	Reserved.	•		
	STARTX[11:8]	3:0	See description of '5E18h'.			
07h	REG5E1C	7:0	Default : 0x00	Access : R/W		
(5E1Ch)	STARTY[7:0]	7:0	Vertical start offset. (unit: line).			
07h	REG5E1D	7:0	Default : 0x00	Access : R/W		
(5E1Dh)	-	7:4	Reserved.			
	STARTY[11:8]	3:0	See description of '5E1Ch'.			
08h	REG5E20	7:0	Default : 0x00	Access : R/W		
(5E20h)	BASE_ADDR0[7:0]	7:0	Frame buffer base address.			
08h	REG5E21	7:0	Default: 0x00	Access : R/W		
(5E21h)	BASE_ADDR0[15:8]	7:0	See description of '5E20h'.			
09h	REG5E24	7:0	Default: 0x00	Access : R/W		
(5E24h)	BASE_ADDR0[23:16]	7:0	See description of '5E20h'.			
09h	REG5E25	7:0	Default : 0x00	Access : R/W		
(5E25h)	-	7:2	Reserved.			
	BASE_ADDR0[25:24]	1:0	See description of '5E20h'.			
0Ah	REG5E28	7:0	Default : 0x00	Access : R/W		
(5E28h)	BASE_ADDR1[7:0]	7:0	Frame buffer base address.			
0Ah	REG5E29	7:0	Default : 0x00	Access : R/W		
(5E29h)	BASE_ADDR1[15:8]	7:0	See description of '5E28h'.			
0Bh	REG5E2C	7:0	Default : 0x00	Access : R/W		
(5E2Ch)	BASE_ADDR1[23:16]	7:0	See description of '5E28h'.			
0Bh	REG5E2D	7:0	Default : 0x00	Access : R/W		
(5E2Dh)	-	7:2	Reserved.			
X	BASE_ADDR1[25:24]	1:0	See description of '5E28h'.			
0Ch	REG5E30	7:0	Default : 0x00	Access : R/W		
(5E30h)	FIFO_RTHR_HP[3:0]	7:4	Trigger high priority read rec	uest threshold.		
	FIFO_RTHR[3:0]	3:0	Trigger read request threshold.			
0Ch	REG5E31	7:0	Default : 0x07	Access : R/W		
(5E31h)	-	7:4	Reserved.			
	FIFO_RLEN[3:0]	3:0	Max read request length.			



)UC	$No \cdot 7$	M11M1	<b>かわつ</b> フ

Index	Mnemonic	Bit	Description		
(Absolute)					
0Fh	REG5E3C	7:0	Default: 0x00	Access : R/W	
(5E3Ch)	-	7:3	Reserved.		
	JMD_BUFFER[1:0]	2:1	JMD temp buffer size. 0: 32 lines. 1: 64lines. 2: 8 lines. 3: 16 lines.	, the	
	EN_SYNC_JMD	0	Enable synchronization mecha	anism with IMD	
10h	REG5E40	7:0	Default : 0x06	Access : R/W	
(5E40h)	-	7:4	Reserved.	•	
	TPAT_INIT_COLOR[2:0]	3:1	Select initial color.		
	EN_TESTPAT	0	Enable test pattern.		
11h	REG5E44	7:0	Default : 0x76	Access : R/W	
(5E44h)	-	7	Reserved.		
	TPAT_BLKY[2:0]	6:4	Select block height.		
-	-	3	Reserved.		
	TPAT_BLKX[2:0]	2:0	Select block width.		
11h	REG5E45	7:0	Default: 0x11	Access : R/W	
(5E45h)	- 0	7	Reserved.		
	TPAT_DELTA_V[2:0]	6:4	Select block color changing by	y height.	
	- 0	3	Reserved.		
	TPAT_DELTA_H[2:0]	2:0	Select block color changing by	y widtht.	
18h	REG5E60	7:0	Default : 0x00	Access : R/W	
(5E60h)	SW_LINE_CNT[7:0]	7:0	Software set ring buffer ready	data line count.	
18h	REG5E61	7:0	Default : 0x00	Access : R/W	
(5E61h)	-	7:4	Reserved.		
40	SW_LINE_CNT[11:8]	3:0	See description of '5E60h'.		
19h	REG5E65	7:0	Default : 0x00	Access : R/W	
(5E65h)	-	7:5	Reserved.		
	EN_SW_SYNC	4	Enable Software synchronizat	ion mechanism.	
	-	3:2	Reserved.		
	CLR_EOF_STATUS	1	Read: End of frame status. Write: Clear end of frame sta	tus.	
	TRIG_MIF_RD	0	Trigger read request.		



Doc. No.: 20110	010027			
IPM Regi	ster (Bank = 2F)			
Index (Absolute)	Mnemonic	Bit	Description	
1Dh	REG5E74	7:0	Default : 0x00	Access : RO
(5E74h)	LINE_CNT[7:0]	7:0	Current process line count	t.
1Dh	REG5E75	7:0	Default : 0x00	Access : RO
(5E75h)	-	7:4	Reserved.	
	LINE_CNT[11:8]	3:0	See description of '5E74h'	
1Eh	REG5E78	7:0	Default : 0x00	Access : RO
(5E78h)	STATUS[7:0]	7:0	Internal STATUS for debu	g. 🖊 🔾
1Eh	REG5E79	7:0	Default : 0x00	Access : RO
(5E79h)	STATUS[15:8]	7:0	See description of '5E78h'	
1Fh	REG5E7C	7:0	Default : 0x00	Access : RO
(5E7Ch)	-	7:1	Reserved.	
	IPM_BIST_FAIL	0	Fifo bist fail indicator.	

Ooc. No.: 2011010027

IPM2 Register (Bank = 2F)

IPM2 Re	gister (Bank = 2F)			
Index (Absolute)	Mnemonic	Bit	Description	
20h	REG5E80	7:0	Default : 0x00	Access : R/W
(5E80h)	INTERLACE_OUT	7	Interlace output.	<u>~</u> O
	-	6:2	Reserved.	
	EN_IPM	1	Enable IPM.	
	IPM_TRIG_SEL	0	IPM trigger method selecti	ion.
20h	REG5E81	7:0	Default : 0x00	Access : R/W
(5E81h)	IPM_2FB_EN	7	IPM 2 frame buffer mode.	
	-	6:3	Reserved.	
	422_YC_ORDER	2	YUV422 source data arrand MSB<->LSB.	gement order:
			0: {Y1,Cr,Y0,Cb}. 1: {Cr,Y1,Cb,Y0}.	
	_	1	Reserved.	
	444_EN	0	YUV 444 data format.	
21h	REG5E84	7:0	Default : 0x00	Access : R/W
(55044)	PITCH[7:0]	7:0	Source frame buffer PITCH	
21h	REG5E85	7:0	Default : 0x00	Access : R/W
(5E85h)	-	7:3	Reserved.	-
	PITCH[10:8]	2:0	See description of '5E84h'.	
24h	REG5E90	7:0	Default : 0xCF	Access : R/W
(5E90h)	PIC_WIDTH_M1[7:0]	7:0	Source image width minus	one.
24h	REG5E91	7:0	Default : 0x02	Access : R/W
(5E91h)		7:4	Reserved.	
	PIC_WIDTH_M1[11:8]	3:0	See description of '5E90h'.	
25h	REG5E94	7:0	Default : 0xDF	Access : R/W
(5E94h)	PIC_HEIGHT_M1[7:0]	7:0	Source image height minus	s one.
25h	REG5E95	7:0	Default: 0x01	Access : R/W
(5E95h)	-	7:4	Reserved.	
	PIC_HEIGHT_M1[11:8]	3:0	See description of '5E94h'.	
26h	REG5E98	7:0	Default : 0x00	Access : R/W
(5E98h)	STARTX[7:0]	7:0	Horizontal start offset. (Ur	nit: pixel).
26h	REG5E99	7:0	Default : 0x00	Access : R/W



	10027			
IPM2 Reg	ister (Bank = 2F)			
Index (Absolute)	Mnemonic	Bit	Description	
(5E99h)	-	7:4	Reserved.	
	STARTX[11:8]	3:0	See description of '5E98h'.	
27h	REG5E9C	7:0	Default : 0x00	Access : R/W
(5E9Ch)	STARTY[7:0]	7:0	Vertical start offset. (Unit: lin	e).
27h	REG5E9D	7:0	Default : 0x00	Access : R/W
(5E9Dh)	-	7:4	Reserved.	
	STARTY[11:8]	3:0	See description of '5E9Ch'.	<b>~ O *</b> ·
28h	REG5EA0	7:0	Default : 0x00	Access : R/W
(5EA0h)	BASE_ADDR0[7:0]	7:0	Frame buffer base address.	
28h	REG5EA1	7:0	Default : 0x00	Access : R/W
(5EA1h)	BASE_ADDR0[15:8]	7:0	See description of '5EA0h'.	
29h	REG5EA4	7:0	Default : 0x00	Access : R/W
(5EA4h)	BASE_ADDR0[23:16]	7:0	See description of '5EA0h'.	
29h	REG5EA5	7:0	Default: 0x00	Access : R/W
( <b>5EA5h)</b> [	-	7:2	Reserved.	
	BASE_ADDR0[25:24]	1:0	See description of '5EA0h'.	
2Ah	REG5EA8	7:0	Default: 0x00	Access: R/W
(5EA8h)	BASE_ADDR1[7:0]	7:0	Frame buffer base address.	
2Ah	REG5EA9	7:0	Default : 0x00	Access: R/W
(5EA9h)	BASE_ADDR1[15:8]	7:0	See description of '5EA8h'.	
2Bh	REG5EAC	7:0	Default : 0x00	Access : R/W
(5EACh)	BASE_ADDR1[23:16]	7:0	See description of '5EA8h'.	
2Bh	REG5EAD	7:0	Default : 0x00	Access : R/W
(5EADh)	4, 40,	7:2	Reserved.	
	BASE_ADDR1[25:24]	1:0	See description of '5EA8h'.	
2Ch	REG5EB0	7:0	Default : 0x00	Access : R/W
(5EB0h)	FIFO_RTHR_HP[3:0]	7:4	Trigger high priority read req	uest threshold.
	FIFO_RTHR[3:0]	3:0	Trigger read request thresho	ld.
2Ch	REG5EB1	7:0	Default: 0x07	Access : R/W
(5EB1h)	-	7:4	Reserved.	
	FIFO_RLEN[3:0]	3:0	Max read request length.	
<u> </u>				
	REG5EBC	7:0	Default : 0x00	Access : R/W



IPM2 Reg	gister (Bank = 2F)			
Index (Absolute)	Mnemonic	Bit	Description	
	JMD_BUFFER[1:0]	2:1	JMD temp buffer size.	
			0: 32 lines.	
			1: 64lines.	
			2: 8 lines. 3: 16 lines.	
	EN_SYNC_JMD	0	Enable synchronization mech	anism with 1MD.
30h	REG5EC0	7:0	Default : 0x06	Access : R/W
(5EC0h)	-	7:4	Reserved.	ACCOST II, II
	TPAT_INIT_COLOR[2:0]	3:1	Select initial color.	O a
	EN_TESTPAT	0	Enable test pattern.	
31h	REG5EC4	7:0	Default : 0x76	Access : R/W
(5EC4h)	-	7	Reserved.	
	TPAT_BLKY[2:0]	6:4	Select block height.	
	-	3	Reserved.	
	TPAT_BLKX[2:0]	2:0	Select block width.	
31h (5EC5h)	REG5EC5	7:0	Default : 0x11	Access : R/W
	-	77	Reserved.	
	TPAT_DELTA_V[2:0]	6:4	Select block color changing b	y height.
	- 0 6	3	Reserved.	
	TPAT_DELTA_H[2:0]	2:0	Select block color changing b	y widtht.
38h	REG5EE0	7:0	Default : 0x00	Access : R/W
(5EE0h)	SW_LINE_CNT[7:0]	7:0	Software set ring buffer read	y data line count.
38h	REG5EE1	7:0	Default: 0x00	Access : R/W
(5EE1h)	- AV	7:4	Reserved.	
9	SW_LINE_CNT[11:8]	3:0	See description of '5EE0h'.	
39h	REG5EE5	7:0	Default : 0x00	Access : R/W
(5EE5h)	O`	7:5	Reserved.	
	EN_SW_SYNC	4	Enable Software synchroniza	tion mechanism.
4	-	3:2	Reserved.	
	CLR_EOF_STATUS	1	Read: End of frame status. Write: Clear end of frame sta	atus.
	TRIG_MIF_RD	0	Trigger read request.	
3Dh	REG5EF4	7:0	Default : 0x00	Access : RO
(5EF4h)	LINE_CNT[7:0]	7:0	Current process line count.	



Doc. No.: 2011010027						
IPM2 Register (Bank = 2F)						
Index (Absolute)	Mnemonic	Bit	Description			
3Dh	REG5EF5	7:0	Default : 0x00	Access : RO		
(5EF5h)	-	7:4	Reserved.			
	LINE_CNT[11:8]	3:0	See description of '5EF4h'.			
3Eh	REG5EF8	7:0	Default : 0x00	Access : RO		
(5EF8h)	STATUS[7:0]	7:0	Internal STATUS for debug.			
3Eh	REG5EF9	7:0	Default : 0x00	Access : RO		
(5EF9h)	STATUS[15:8]	7:0	See description of '5EF8h'.	~ O ' '		
3Fh	REG5EFC	7:0	Default: 0x00	Access : RO		
(5EFCh)	-	7:1	Reserved.			
	IPM_BIST_FAIL	0	Fifo bist fail indicator.			

Doc. No.: 2011010027 - 367 - 1/5/2011



IPW Register (Bank = 2F)

IPW Reg	ister (Bank = 2F)			
Index (Absolute)	Mnemonic	Bit	Description	
40h	REG5F00	7:0	Default : 0x00	Access : R/W
(5F00h)	IPW_INTL_EN	7	IPW interlace mode enable.	40
	-	6:4	Reserved.	
	IPW_WBE_MASK	3	IPW miu write byte enable mask.	
	IPW_WREQ_OFF	2	IPW force off.	
	-	1:0	Reserved.	
40h	REG5F01	7:0	Default : 0x00	Access : R/W
(5F01h)	IPW_WREQ_RST	7	IPW write request reset.	
	-	6:3	Reserved.	
	IPW_DAT_ORDER	2	IPW data reorder.	
	-	1	Reserved.	
	IPW_444_EN	0	IPW 444 format.	
41h	REG5F04	7:0	Default : 0x00	Access : R/W
(5F04h)	IPW_PITCH[7:0]	7:0	IPW frame buffer pitch.	
41h	REG5F05	7:0	Default : 0x00	Access : R/W
(5F05h)	-	7:3	Reserved.	
	IPW_PITCH[10:8]	2:0	See description of '5F04h'.	
44h	REG5F10	7:0	Default : 0xCF	Access : R/W
(5F10h)	IPW_FETNUM_M1[7:0]	7:0	IPW source image width mi	nus 1.
44h	REG5F11	7:0	Default : 0x02	Access : R/W
(5F11h)	- 1, 2	7:4	Reserved.	
	IPW_FETNUM_M1[11:8]	3:0	See description of '5F10h'.	
45h	REG5F14	7:0	Default : 0x00	Access : R/W
(5F14h)	IPW_VCNT_LIMIT_NUM_M1[7:0]	7:0	IPW vertical count limit max	k height minus1.
45h	REG5F15	7:0	Default : 0x00	Access : R/W
(5 <b>F15</b> h)	IPW_VCNT_LIMIT_EN	7	IPW vertical count limit ena	ble.
4	-	6:4	Reserved.	
	IPW_VCNT_LIMIT_NUM_M1[11:8]	3:0	See description of '5F14h'.	
48h	REG5F20	7:0	Default : 0x00	Access : R/W
(5F20h)	IPW_BASE_ADDR0[7:0]	7:0	IPW frame buffer base add	ress0.
48h	REG5F21	7:0	Default : 0x00	Access : R/W



Doc. No.: 2011010027					
IPW Regi	ister (Bank = 2F)				
Index (Absolute)	Mnemonic	Bit	Description		
(5F21h)	IPW_BASE_ADDR0[15:8]	7:0	See description of '5F20h'.		
49h	REG5F24	7:0	Default : 0x00	Access : R/W	
(5F24h)	IPW_BASE_ADDR0[23:16]	7:0	See description of '5F20h'.		
49h	REG5F25	7:0	Default : 0x00	Access : R/W	
(5F25h)	-	7:2	Reserved.		
	IPW_BASE_ADDR0[25:24]	1:0	See description of '5F20h'.		
4Ah	REG5F28	7:0	Default : 0x00	Access : R/W	
(5F28h)	IPW_BASE_ADDR1[7:0]	7:0	IPW frame buffer base addr	ess1.	
4Ah	REG5F29	7:0	Default : 0x00	Access : R/W	
(5F29h)	IPW_BASE_ADDR1[15:8]	7:0	See description of '5F28h'.		
4Bh	REG5F2C	7:0	Default : 0x00	Access : R/W	
(5F2Ch)	IPW_BASE_ADDR1[23:16]	7:0	See description of '5F28h'.		
4Bh	REG5F2D	7:0	Default: 0x00	Access : R/W	
(5F2Dh)	-	7:2	Reserved.		
	IPW_BASE_ADDR1[25:24]	1:0	See description of '5F28h'.	T	
4Ch	REG5F30	7:0	Default: 0x94	Access : R/W	
(5F30h)	IPW_WREQ_HPRI[3:0]	7:4	IPW write request high prio	rity threshold.	
	IPW_WREQ_THRD[3:0]	3:0	IPW write request trigger th	reshold.	
4Ch	REG5F31	7:0	Default : 0x04	Access : R/W	
(5F31h)	- 6	7:4	Reserved.		
	IPW_WREQ_MAX[3:0]	3:0	IPW max write request leng	th.	
59h	REG5F65	7:0	Default : 0x00	Access : R/W	
(5F65h)	-	7:1	Reserved.		
	IPW_STATUS_CLR	0	IPW status clear.		
5Eh	REG5F78	7:0	Default : 0x00	Access : RO	
(5F78h)	IPW_STATUS_LB_CNT[4:0]	7:3	IPW input source ready stat	us.	
	IPW_STATUS_WM2_RDY	2	IPW input source ready stat	us.	
4	IPW_STATUS_2MI_RDY	1	IPW to miu ready status.		
	IPW_LB_STATUS	0	IPW LB full status.	T	
5Eh	REG5F79	7:0	Default : 0x00	Access : RO	
(5F79h)	IPW_STATUS_VALID_CNT[3:0]	7:4	IPW MIU data valid count.		
	IPW_STATUS_VCNT[3:0]	3:0	IPW Vertical count status.		
5Fh	REG5F7C	7:0	Default : 0x00	Access : RO	



IPW Register (Bank = 2F) **Index Mnemonic** Bit **Description** (Absolute) (5F7Ch) 7:1 Reserved. IPW_BIST_FAIL 0 Fifo bist fail indicator. 60h REG5F80 7:0 Default: 0x00 Access: R/W (5F80h) 7:3 Reserved. MSYN_IPW_AUTO_FB_EN 2 Auto update write when ipw is done. 1 FB sync 2 frame buffer field mode selection. MSYN_2FB_FD_MD 1'b0: toggle. 1'b1: by bt656_fd. MSYN_2FB_EN 0 FB sync 2 frame buffer enable. 60h Default: 0x00 REG5F81 7:0 Access: R/W (5F81h) 7:6 Reserved. Read/write bank map. MSYN RBK MD[1:0] 5:4 2'd0: rbk = wbk. 2'd1: rbk =  $\sim$ wbk. 2'd2: rbk =  $\sim$ rbk (toggle). 2'd3: reserved. Reserved. 3:1 0 MSYN_2FB_FD_INV Bt656_fd invert. 61h REG5F84 7:0 Default: 0x00 Access: R/W (5F84h) 7:5 Reserved. MSYN FORCE WBK EN 4 Force write bank enable. 3:1 Reserved. MSYN_FORCE_WBK 0 Force write bank. 61h REG5F85 7:0 Default: 0x00 Access: R/W (5F85h) 7:5 Reserved. MSYN_FORCE_RBK_EN Force read bank enable. Reserved. 3:1 MSYN_FORCE_RBK Force read bank.

Doc. No.: 2011010027 - 370 -

VIP Register (Bank = 30)

VIP Regis	VIP Register (Bank = 30)						
Index (Absolute)	Mnemonic	Bit	Description				
30h	REG60C0	7:0	Default : 0x00	Access : R/W			
(60C0h)	-	7	Reserved.	~ 0			
	MAIN_ICC_EN	6	Main window ICC enable.				
	-	5:0	Reserved.				
31h	REG60C4	7:0	Default : 0x00	Access : R/W			
(60C4h)	-	7:4	Reserved.	69			
	MAIN_SA_USER_R[3:0]	3:0	Main window ICC saturation	adjustment of R.			
31h	REG60C5	7:0	Default : 0x00	Access : R/W			
(60C5h)	-	7:4	Reserved.				
	MAIN_SA_USER_G[3:0]	3:0	Main window ICC saturation	adjustment of G.			
32h	REG60C8	7:0	Default : 0x00	Access : R/W			
(60C8h)	-	7:4	Reserved.				
	MAIN_SA_USER_B[3:0]	3:0	Main window ICC saturation adjustment of B.				
32h (60C9h)	REG60C9	7:0	Default : 0x00	Access : R/W			
	-	7:4	Reserved.				
	MAIN_SA_USER_C[3:0]	3:0	Main window ICC saturation adjustment of C.				
33h	REG60CC	7:0	Default : 0x00	Access : R/W			
(60CCh)	- 40' 0	7:4	Reserved.				
	MAIN_SA_USER_M[3:0]	3:0	Main window ICC saturation	adjustment of M.			
33h	REG60CD	7:0	Default : 0x00	Access : R/W			
(60CDh)	- //-/	7:4	Reserved.				
	MAIN_SA_USER_Y[3:0]	3:0	Main window ICC saturation	adjustment of Y.			
34h	REG60D0	7:0	Default : 0x00	Access : R/W			
(60D0h)	-	7:4	Reserved.				
(0)	MAIN_SA_USER_F[3:0]	3:0	Main window ICC saturation	adjustment of F.			
35h	REG60D4	7:0	Default : 0x00	Access : R/W			
(60D4h)	MAIN_SIGN_SA_USER[7:0]	7:0	Main window ICC decrease sa	aturation.			
36h	REG60D8	7:0	Default : 0x00	Access : R/W			
(60D8h)	-	7:5	Reserved.				
	COMMON_MINUS_GAIN[4:0]	4:0	ICC decrease saturation com	mon gain.			
36h	REG60D9	7:0	Default : 0x00	Access : R/W			



VIP Regis	o10027 ster (Bank = 30)			
		D'i	Description	
Index (Absolute)	Mnemonic	Bit	Description	
(60D9h)	-	7	Reserved.	
	SA_MIN[6:0]	6:0	ICC decrease saturation min	nimum threshold.
40h	REG6100	7:0	Default : 0x00	Access : R/W
(6100h)	MAIN_IBC_EN	7	Main window IBC enable.	
	-	6:0	Reserved.	
41h	REG6104	7:0	Default : 0x20	Access : R/W
(6104h)	-	7:6	Reserved.	~O'
	MAIN_YR_ADJ[5:0]	5:0	Main window IBC Y adjustm	ent of R.
41h	REG6105	7:0	Default : 0x20	Access : R/W
(6105h)	-	7:6	Reserved.	
	MAIN_YG_ADJ[5:0]	5:0	Main window IBC Y adjustm	ent of G.
42h	REG6108	7:0	Default : 0x20	Access: R/W
(6108h)	-	7:6	Reserved.	
	MAIN_YB_ADJ[5:0]	5:0	Main window IBC Y adjustm	ent of B.
-	REG6109	7:0	Default : 0x20	Access: R/W
(6109h)	-	7:6	Reserved.	
	MAIN_YC_ADJ[5:0]	5:0	Main window IBC Y adjustm	ent of C.
43h	REG610C	7:0	Default : 0x20	Access: R/W
(610Ch)	- 0, 0,	7:6	Reserved.	
	MAIN_YM_ADJ[5:0]	5:0	Main window IBC Y adjustm	ent of M.
43h	REG610D	7:0	Default : 0x20	Access: R/W
(610Dh)	- 4.7	7:6	Reserved.	
	MAIN_YY_ADJ[5:0]	5:0	Main window IBC Y adjustm	
44h (6110h)	REG6110	7:0	Default : 0x20	Access : R/W
(OTTOIL)	-	7:6	Reserved.	
	MAIN_YF_ADJ[5:0]	5:0	Main window IBC Y adjustm	
48h (6121h)	-	7:0	Default : -	Access : -
		-	Reserved.	
60h (6180h)	REG6180	7:0	Default : 0x00	Access : R/W
(310011)	MAIN_IHC_EN	7	Main window IHC enable.	
61h	PEC6194	6:0	Reserved.	Accord L D / N/
61n (6184h)	REG6184	<b>7:0</b>	Default : 0x00	Access : R/W
\ <del>-</del> /	-	/	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	MAIN_HUE_USER_R[6:0]	6:0	Main window IHC hue adjust	ment of R.
61h	REG6185	7:0	Default : 0x00	Access : R/W
(6185h)	-	7	Reserved.	
	MAIN_HUE_USER_G[6:0]	6:0	Main window IHC hue adjust	ment of G.
62h	REG6188	7:0	Default : 0x00	Access : R/W
(6188h)	-	7	Reserved.	
	MAIN_HUE_USER_B[6:0]	6:0	Main window IHC hue adjust	ment of B.
62h	REG6189	7:0	Default : 0x00	Access : R/W
(6189h)	-	7	Reserved.	
	MAIN_HUE_USER_C[6:0]	6:0	Main window IHC hue adjust	ment of C.
63h	REG618C	7:0	Default : 0x00	Access : R/W
(618Ch)	-	7	Reserved.	
I	MAIN_HUE_USER_M[6:0]	6:0	Main window IHC hue adjust	ment of M.
63h	REG618D	7:0	Default : 0x00	Access : R/W
(618Dh)	-	7	Reserved.	
	MAIN_HUE_USER_Y[6:0]	6:0	Main window IHC hue adjust	ment of Y.
64h	REG6190	7:0	Default: 0x00	Access : R/W
(6190h)	-	7	Reserved.	
	MAIN_HUE_USER_F[6:0]	6:0	Main window IHC hue adjust	ment of F.
65h	REG6194	7:0	Default : 0x00	Access : R/W
(6194h)		7:2	Reserved.	
	R2Y_DITHER_EN	1	Main window RGB to YCbCr	Dither Enable.
<b>X</b> '0	MAIN_R2Y_EN	0	Main window RGB to YCbCr Enable.	

DLC Register (Bank = 31)

DLC Regis	DLC Register (Bank = 31)				
Index (Absolute)	Mnemonic	Bit	Description		
0Bh	REG622C	7:0	Default : 0x00	Access : RO	
(622Ch)	MAIN_MAX_PIXEL[7:0]	7:0	Main window maximum pix	el.	
0Bh	REG622D	7:0	Default : 0x00	Access : RO	
(622Dh)	MAIN_MIN_PIXEL[7:0]	7:0	Main window minimum pixe	el.	
0Fh	REG623C	7:0	Default : 0x00	Access : R/W	
(623Ch)	MAIN_BRI_ADJUST[7:0]	7:0	Main window Y adjust.	9	
10h	REG6240	7:0	Default : 0x00	Access : R/W	
(6240h)	-	7	Reserved.		
	MAIN_BLACK_START[6:0]	6:0	Main window black start.		
10h	REG6241	7:0	Default : 0x80	Access : R/W	
(6241h)	MAIN_BLACK_SLOP[7:0]	7:0	Main window black slope.		
11h	REG6244	7:0	Default: 0x00	Access : R/W	
(6244h)	-	7	Reserved.		
ı	MAIN_WHITE_START[6:0]	6:0	Main window white start.		
11h	REG6245	7:0	Default: 0x80	Access : R/W	
(6245h)	MAIN_WHITE_SLOP[7:0]	7:0	Main window white slope.		
14h	REG6251	7:0	Default : 0x40	Access : R/W	
(6251h)	MAIN_C_GAIN[7:0]	7:0	Main window C gain.		
16h	· () () ()	7:0	Default : -	Access : -	
(6258h)	+	-	Reserved.		
28h	REG62A0	7:0	Default : 0x00	Access : RO	
(62A0h)	TOTAL_1F_00[7:0]	7:0	Histogram report section1.		
28h	REG62A1	7:0	Default : 0x00	Access : RO	
(62A1h)	TOTAL_1F_00[15:8]	7:0	See description of '62A0h'.		
29h	REG62A4	7:0	Default : 0x00	Access : RO	
(62A4h)	TOTAL_3F_20[7:0]	7:0	Histogram report section2.	<b>,</b>	
29h	REG62A5	7:0	Default : 0x00	Access : RO	
(62A5h)	TOTAL_3F_20[15:8]	7:0	See description of '62A4h'.		
2Ah	REG62A8	7:0	Default : 0x00	Access : RO	
(62A8h)	TOTAL_5F_40[7:0]	7:0	Histogram report section3.		
2Ah	REG62A9	7:0	Default : 0x00	Access : RO	



Doc No · 20110	10027	1	1	
(62A9h)	TOTAL_5F_40[15:8]	7:0	See description of '62A8h'.	T
2Bh	REG62AC	7:0	Default : 0x00	Access : RO
(62ACh)	TOTAL_7F_60[7:0]	7:0	Histogram report section4.	T
2Bh	REG62AD	7:0	Default : 0x00	Access : RO
(62ADh)	TOTAL_7F_60[15:8]	7:0	See description of '62ACh'.	
2Ch	REG62B0	7:0	Default : 0x00	Access : RO
(62B0h)	TOTAL_9F_80[7:0]	7:0	Histogram report section5.	
2Ch	REG62B1	7:0	Default : 0x00	Access : RO
(62B1h)	TOTAL_9F_80[15:8]	7:0	See description of '62B0h'.	
2Dh	REG62B4	7:0	Default : 0x00	Access : RO
(62B4h)	TOTAL_BF_A0[7:0]	7:0	Histogram report section6.	
2Dh	REG62B5	7:0	Default : 0x00	Access : RO
(62B5h)	TOTAL_BF_A0[15:8]	7:0	See description of '62B4h'.	
2Eh	REG62B8	7:0	Default : 0x00	Access : RO
(62B8h)	TOTAL_DF_C0[7:0]	7:0	Histogram report section7.	T
2Eh	REG62B9	7:0	Default: 0x00	Access : RO
(62B9h)	TOTAL_DF_C0[15:8]	7:0	See description of '62B8h'.	T
2Fh	REG62BC	7:0	Default : 0x00	Access : RO
(62BCh)	TOTAL_FF_E0[7:0]	7:0	Histogram report section8.	T
2Fh	REG62BD	7:0	Default : 0x00	Access : RO
(62BDh)	TOTAL_FF_E0[15:8]	7:0	See description of '62BCh'.	
30h	REG62C0	7:0	Default : 0x08	Access : R/W
(62C0h)	MAIN_CURVE_FIT_TABLE_0[7:0]	7:0	Main window curve table 0.	
30h	REG62C1	7:0	Default : 0x18	Access : R/W
(62C1h)	MAIN_CURVE_FIT_TABLE_1[7:0]	7:0	Main window curve table 1.	
31h	REG62C4	7:0	Default : 0x28	Access : R/W
(62C4h)	MAIN_CURVE_FIT_TABLE_2[7:0]	7:0	Main window curve table 2.	
31h	REG62C5	7:0	Default : 0x38	Access : R/W
(62C5h)	MAIN_CURVE_FIT_TABLE_3[7:0]	7:0	Main window curve table 3.	
32h	REG62C8	7:0	Default : 0x48	Access : R/W
(62C8h)	MAIN_CURVE_FIT_TABLE_4[7:0]	7:0	Main window curve table 4.	T
32h	REG62C9	7:0	Default : 0x58	Access : R/W
(62C9h)	MAIN_CURVE_FIT_TABLE_5[7:0]	7:0	Main window curve table 5.	
33h	REG62CC	7:0	Default : 0x68	Access : R/W
(62CCh)	MAIN_CURVE_FIT_TABLE_6[7:0]	7:0	Main window curve table 6.	
33h	REG62CD	7:0	Default : 0x78	Access : R/W



Doc No · 2011			ı	
(62CDh)	MAIN_CURVE_FIT_TABLE_7[7:0]	7:0	Main window curve table 7.	
34h	REG62D0	7:0	Default : 0x88	Access : R/W
(62D0h)	MAIN_CURVE_FIT_TABLE_8[7:0]	7:0	Main window curve table 8.	<del>-</del>
34h	REG62D1	7:0	Default : 0x98	Access : R/W
(62D1h)	MAIN_CURVE_FIT_TABLE_9[7:0]	7:0	Main window curve table 9.	
35h	REG62D4	7:0	Default : 0xA8	Access : R/W
(62D4h)	MAIN_CURVE_FIT_TABLE_10[7:0]	7:0	Main window curve table 10	).
35h	REG62D5	7:0	Default : 0x00	Access : R/W
(62D5h)	MAIN_CURVE_FIT_TABLE_11[7:0]	7:0	Main window curve table 11	l.
36h	REG62D8	7:0	Default : 0xC8	Access : R/W
(62D8h)	MAIN_CURVE_FIT_TABLE_12[7:0]	7:0	Main window curve table 12	2.
36h	REG62D9	7:0	Default : 0xD8	Access : R/W
(62D9h)	MAIN_CURVE_FIT_TABLE_13[7:0]	7:0	Main window curve table 13	3.
37h	REG62DC	7:0	Default : 0xE8	Access : R/W
(62DCh)	MAIN_CURVE_FIT_TABLE_14[7:0]	7:0	Main window curve table 14	1.
37h	REG62DD	7:0	Default: 0xF8	Access : R/W
(62DDh)	MAIN_CURVE_FIT_TABLE_15[7:0]	7:0	Main window curve table 15	
61h	REG6384	7:0	Default : 0x00	Access : RO
(6384h)	MAIN_MAX_PIXEL_SAT[7:0]	7:0	Main window minimum pixe	el saturation.
61h	REG6385	7:0	Default : 0x00	Access : RO
(6385h)	MAIN_MIN_PIXEL_SAT[7:0]	7:0	Main window maximum pix	el saturation.
76h	REG63D8	7:0	Default : 0x08	Access : R/W
(63D8h)	MAIN_CURVE_FIT_TABLE_N0[7:0]	7:0	Main window curve table le	ft point.
76h	REG63D9	7:0	Default : 0x01	Access : R/W
(63D9h)	· .5'. V	7:1	Reserved.	
32.0	MAIN_CURVE_FIT_TABLE_N0[8]	0	See description of '63D8h'.	
77h	REG63DC	7:0	Default : 0x08	Access : R/W
(63DCh)	MAIN_CURVE_FIT_TABLE_16[7:0]	7:0	Main window curve table 16	5.
77h	REG63DD	7:0	Default : 0x01	Access : R/W
(63DDh)	- 3	7:1	Reserved.	-
<b>→</b>	MAIN_CURVE_FIT_TABLE_16[8]	0	See description of '63DCh'.	

## TCON Register (Bank = 32)

TCON Register (Bank = 32)				
Index (Absolute)	Mnemonic	Bit	Description	
03h	REG640C	7:0	Default: 0x00	Access : R/W
(640Ch)	-	7:1	Reserved.	40
	EN_FCNT	0	Enable frame counter for	power on sequence.
04h	REG6410	7:0	Default: 0xFF	Access : R/W
(6410h)	TC_H1END_ODD[7:0]	7:0	The odd line HEND of GPO horizontal end of GPO1.	O1 for Special Over Mode / 2nd
04h	REG6411	7:0	Default: 0x0F	Access : R/W
(6411h)	-	7	Reserved.	1
	OVER_MODE_1	6	Special over mode enable of GPO1.  1: If the 1st GPO end position is at odd line, its horizontal end position will be determined by TC_H1END_ODD.	
	-	5:4	Reserved.	
	TC_H1END_ODD[11:8]	3:0	See description of '6410h'	ı •
(64441-)	REG6414	7:0	Default: 0xFF	Access : R/W
	TC_H2END_ODD[7:0]	7:0	The odd line HEND of GPO horizontal end of GPO2.	O2 for Special Over Mode / 2nd
05h	REG6415	7:0	Default: 0x0F	Access : R/W
(6415h)	-	7	Reserved.	
	OVER_MODE_2	67	1	e of GPO2. sition is at odd line, its horizonta mined by TC_H2END_ODD.
		5:4	Reserved.	
	TC_H2END_ODD[11:8]	3:0	See description of '6414h'	
06h	REG6418	7:0	Default: 0xFF	Access : R/W
(6418h)	TC_H3END_ODD[7:0]	7:0	The odd line HEND of GPO horizontal end of GPO3.	O3 for Special Over Mode / 2nd
06h	REG6419	7:0	Default: 0x0F	Access : R/W
(6419h)		7	Reserved.	
	OVER_MODE_3	6	•	e of GPO3. sition is at odd line, its horizonta mined by TC_H3END_ODD.
	-	5:4	Reserved.	
	TC_H3END_ODD[11:8]	3:0	See description of '6418h'	1.



Semico	nductor			Initially Data Sheet Version 0.1
TCON Re	gister (Bank = 32)			
Index (Absolute)	Mnemonic	Bit	Description	
07h	REG641C	7:0	Default: 0xFF	Access : R/W
(641Ch)	TC_H4END_ODD[7:0]	7:0	The odd line HEND of GPO4 horizontal end of GPO4.	for Special Over Mode / 2nd
07h	REG641D	7:0	Default: 0x0F	Access : R/W
(641Dh)	-	7	Reserved.	
	OVER_MODE_4	6	Special over mode enable of GPO4.  1: If the 1st GPO end position is at odd line, its horizontal end position will be determined by TC_H4END_ODD.	
	-	5:4	Reserved.	
	TC_H4END_ODD[11:8]	3:0	See description of '641Ch'.	
08h	REG6420	7:0	Default: 0xFF	Access : R/W
(6420h)	TC_H5END_ODD[7:0]	7:0	The odd line HEND of GPO5 horizontal end of GPO5.	for Special Over Mode / 2nd
08h	REG6421	7:0	Default: 0x0F	Access : R/W
(6421h)	-	7	Reserved.	
	OVER_MODE_5	6	Special over mode enable of GPO5.  1: If the 1st GPO end position is at odd line, its horizontal end position will be determined by TC_H5END_ODD.	
	-	5:4	Reserved.	-
	TC_H5END_ODD[11:8]	3:0	See description of '6420h'.	
09h	REG6424	7:0	Default: 0xFF	Access : R/W
(6424h)	TC_H6END_ODD[7:0]	7:0	The odd line HEND of GPO6 horizontal end of GPO9.	for Special Over Mode / 2nd
09h	REG6425	7:0	Default: 0x0F	Access : R/W
(6425h)		7	Reserved.	
60	OVER_MODE_6	6	Special over mode enable of 1: If the 1st GPO end position will be determined.	n is at odd line, its horizontal
	-	5:4	Reserved.	
	TC_H6END_ODD[11:8]	3:0	See description of '6424h'.	
0Dh	REG6434	7:0	Default: 0x00	Access : R/W
(6434h)	TC_V0ST[7:0]	7:0	Vertical start of GPO0.	
0Dh	REG6435	7:0	Default: 0x00	Access : R/W
(6435h)	-	7:4	Reserved.	



(644Dh)

TC_H1ST[11:8]

Semico	nductor			Chillinary Data Sheet version of
TCON Re	egister (Bank = 32)			
Index (Absolute)	Mnemonic )	Bit	Description	
	TC_V0ST[11:8]	3:0	See description of '6434h'.	
0Eh	REG6438	7:0	Default: 0x00	Access : R/W
(6438h)	TC_V0END[7:0]	7:0	Vertical end of GPO0.	~0
0Eh	REG6439	7:0	Default: 0x00	Access : R/W
(6439h)	FRAME_TOG0[3:0]	7:4	Frame tog number of GPO0 (If set 2, means 3 frame to	
	TC_V0END[11:8]	3:0	See description of '6438h'.	<u> </u>
0Fh	REG643C	7:0	Default: 0x80	Access : R/W
(643Ch)	TC_H0ST[7:0]	7:0	Horizontal start of GPO0.	
0Fh	REG643D	7:0	Default: 0x01	Access : R/W
(643Dh)	-	7:4	Reserved.	
	TC_H0ST[11:8]	3:0	See description of '643Ch'.	
10h	REG6440	7:0	Default: 0x00	Access : R/W
(6440h)	TC_H0END[7:0]	7:0	Horizontal end of GPO0.	
10h	REG6441	7:0	Default: 0x00	Access : R/W
(6441h)	-	7:4	Reserved.	
I	TC_H0END[11:8]	3:0	See description of '6440h'.	
11h	REG6444	7:0	Default: 0x00	Access : R/W
(6444h)	TC_V1ST[7:0]	7:0	Vertical start of GPO1.	
11h	REG6445	7:0	Default: 0x00	Access : R/W
(6445h)		7:4	Reserved.	
	TC_V1ST[11:8]	3:0	See description of '6444h'.	
12h	REG6448	7:0	Default: 0x00	Access : R/W
(6448h)	TC_V1END[7:0]	7:0	Vertical end of GPO1.	
<b>12</b> h	REG6449	7:0	Default: 0x00	Access : R/W
(6449h)	FRAME_TOG1[3:0]	7:4	Frame tog number of GPO1 (If set 2, means 3 frame to	
	TC_V1END[11:8]	3:0	See description of '6448h'.	
13h	REG644C	7:0	Default: 0x0E	Access : R/W
(644Ch)	TC_H1ST[7:0]	7:0	Horizontal start of GPO1.	
13h	REG644D	7:0	Default: 0x00	Access : R/W

7:4

3:0

Reserved.

See description of '644Ch'.



Semiconductor  Doc No : 2011010027				
TCON Re	gister (Bank = 32)			
Index (Absolute)	Mnemonic	Bit	Description	
14h	REG6450	7:0	Default: 0x0F	Access : R/W
(6450h)	TC_H1END[7:0]	7:0	Horizontal end of GPO1.	
14h	REG6451	7:0	Default: 0x00	Access : R/W
(6451h)	-	7:4	Reserved.	
	TC_H1END[11:8]	3:0	See description of '6450h'.	
15h	REG6454	7:0	Default: 0xA7	Access : R/W
(6454h)	TC_V2ST[7:0]	7:0	Vertical start of GPO2.	~ O '
15h	REG6455	7:0	Default: 0x00	Access : R/W
(6455h)	-	7:4	Reserved.	
	TC_V2ST[11:8]	3:0	See description of '6454h'.	
16h	REG6458	7:0	Default: 0xA8	Access : R/W
(6458h)	TC_V2END[7:0]	7:0	Vertical end of GPO2.	T
16h	REG6459	7:0	Default: 0x00	Access : R/W
(6459h)	FRAME_TOG2[3:0]	7:4	Frame tog number of GPO2. (If set 2, means 3 frame togg	gle once).
	TC_V2END[11:8]	3:0	See description of '6458h'.	
17h	REG645C	7:0	Default: 0xC0	Access : R/W
(645Ch)	TC_H2ST[7:0]	7:0	Horizontal start of GPO2.	T
17h	REG645D	7:0	Default: 0x01	Access : R/W
(645Dh)	- 69 0	7:4	Reserved.	
	TC_H2ST[11:8]	3:0	See description of '645Ch'.	T
18h	REG6460	7:0	Default: 0xC0	Access : R/W
(6460h)	TC_H2END[7:0]	7:0	Horizontal end of GPO2.	T
18h	REG6461	7:0	Default: 0x01	Access : R/W
(6461h)	-	7:4	Reserved.	
	TC_H2END[11:8]	3:0	See description of '6460h'.	T
19h	REG6464	7:0	Default: 0x00	Access : R/W
(6464h)	TC_V3ST[7:0]	7:0	Vertical start of GPO3.	
19h	REG6465	7:0	Default: 0x00	Access : R/W
(6465h)	-	7:4	Reserved.	
	TC_V3ST[11:8]	3:0	See description of '6464h'.	
1Ah	REG6468	7:0	Default: 0x00	Access : R/W
(6468h)	TC_V3END[7:0]	7:0	Vertical end of GPO3.	



TCON Re	gister (Bank = 32)			
Index (Absolute)	Mnemonic	Bit	Description	
1Ah	REG6469	7:0	Default: 0x00	Access : R/W
(6469h)	FRAME_TOG3[3:0]	7:4	Frame tog number of GPO3. (If set 2, means 3 frame tog	gle once).
	TC_V3END[11:8]	3:0	See description of '6468h'.	
1Bh	REG646C	7:0	Default: 0x78	Access : R/W
(646Ch)	TC_H3ST[7:0]	7:0	Horizontal start of GPO3.	
1Bh	REG646D	7:0	Default: 0x02	Access : R/W
(646Dh)	-	7:4	Reserved.	
	TC_H3ST[11:8]	3:0	See description of '646Ch'.	
1Ch	REG6470	7:0	Default: 0x60	Access : R/W
(6470h)	TC_H3END[7:0]	7:0	Horizontal end of GPO3.	
1Ch	REG6471	7:0	Default: 0x03	Access : R/W
(6471h)	-	7:4	Reserved.	
	TC_H3END[11:8]	3:0	See description of '6470h'.	
1Dh	REG6474	7:0	Default: 0x00	Access : R/W
(6474h)	TC_V4ST[7:0]	7:0	Vertical start of GPO4.	
1Dh	REG6475	7:0	Default: 0x00	Access : R/W
(6475h)	-	7:4	Reserved.	
	TC_V4ST[11:8]	3:0	See description of '6474h'.	
1Eh	REG6478	7:0	Default: 0x00	Access : R/W
(6478h)	TC_V4END[7:0]	7:0	Vertical end of GPO4.	
1Eh	REG6479	7:0	Default: 0x00	Access : R/W
(6479h)	FRAME_TOG4[3:0]	7:4	Frame tog number of GPO4. (If set 2, means 3 frame tog	gle once).
	TC_V4END[11:8]	3:0	See description of '6478h'.	
1Fh	REG647C	7:0	Default: 0x40	Access : R/W
(647Ch)	TC_H4ST[7:0]	7:0	Horizontal start of GPO4.	
1Fh	REG647D	7:0	Default: 0x03	Access : R/W
(647Dh)	-	7:4	Reserved.	
	TC_H4ST[11:8]	3:0	See description of '647Ch'.	
20h	REG6480	7:0	Default: 0x40	Access : R/W
(6480h)	TC_H4END[7:0]	7:0	Horizontal end of GPO4.	
20h	REG6481	7:0	Default: 0x01	Access : R/W



TCON Re	gister (Bank = 32)			
Index (Absolute)	Mnemonic	Bit	Description	
(6481h)	-	7:4	Reserved.	
	TC_H4END[11:8]	3:0	See description of '6480h'.	
21h	REG6484	7:0	Default: 0x00	Access : R/W
(6484h)	TC_V5ST[7:0]	7:0	Vertical start of GPO5.	
21h	REG6485	7:0	Default: 0x00	Access : R/W
(6485h)	-	7:4	Reserved.	
	TC_V5ST[11:8]	3:0	See description of '6484h'.	<b>~</b> 0
22h	REG6488	7:0	Default: 0x00	Access : R/W
(6488h)	TC_V5END[7:0]	7:0	Vertical end of GPO5.	
22h	REG6489	7:0	Default: 0x00	Access : R/W
(6489h)	FRAME_TOG5[3:0]	7:4	Frame tog number LSB of (If set 2, means 3 frame to	
	TC_V5END[11:8]	3:0	See description of '6488h'.	
(C40Ch)	REG648C	7:0	Default: 0x34	Access : R/W
	TC_H5ST[7:0]	7:0	Horizontal start of GPO5.	
	REG648D	7:0	Default: 0x03	Access : R/W
(648Dh)	-	7:4	Reserved.	
	TC_H5ST[11:8]	3:0	See description of '648Ch'.	
24h	REG6490	7:0	Default: 0x50	Access : R/W
(6490h)	TC_H5END[7:0]	7:0	Horizontal end of GPO5.	
24h	REG6491	7:0	Default: 0x03	Access : R/W
(6491h)	5,5	7:4	Reserved.	
* 0	TC_H5END[11:8]	3:0	See description of '6490h'.	1
25h	REG6494	7:0	Default: 0xFF	Access : R/W
(6494h)	TC_V6ST[7:0]	7:0	Vertical start of GPO6.	
25h	REG6495	7:0	Default: 0x0F	Access : R/W
(6495h)	- 3	7:4	Reserved.	
	TC_V6ST[11:8]	3:0	See description of '6494h'.	
26h	REG6498	7:0	Default: 0xFF	Access : R/W
(6498h)	TC_V6END[7:0]	7:0	Vertical end of GPO6.	
26h	REG6499	7:0	Default: 0x0F	Access : R/W
(6499h)	FRAME_TOG6[3:0]	7:4	Frame tog number of GPO (If set 2, means 3 frame to	



TCON Register (Bank = 32)**Index Mnemonic** Bit **Description** (Absolute) See description of '6498h'. TC_V6END[11:8] 3:0 27h REG649C 7:0 Default: 0xFF Access: R/W (649Ch) TC_H6ST[7:0] 7:0 Horizontal start of GPO6. 27h Default: 0x0F REG649D 7:0 Access: R/W (649Dh) 7:4 Reserved. 3:0 See description of '649Ch'. TC_H6ST[11:8] 28h REG64A0 7:0 **Default: 0xFF** Access: R/W (64A0h) TC_H6END[7:0] 7:0 Horizontal end of GPO6. 28h Default: 0x0F REG64A1 7:0 Access: R/W (64A1h) 7:4 Reserved. See description of '64A0h'. TC_H6END[11:8] 3:0 39h REG64E4 7:0 Default: 0x40 Access: R/W (64E4h) 7 G0OP GPO0 Output Polarity. 0: Active high. 1: Active low. G0TC GPO0 Toggle Circuit enable. 0: Normal. 1: Toggle. Toggle mode is useful in POL generation when alternating polarity is required from line to line. Frame to frame polarity changes are made by programming an odd # in the vertical duration when in toggle mode. 5 Reserved. G0TS[1:0] 4:3 GPO0 Type Select. When toggle mode=0:. 00: Normal. 01: Duration is greater than a line time (over 1 line). 10: Every two lines have one GPO pulse (skip 1 line). 11: Every three lines have one GPO pulse (skip 2 lines). When toggle mode=1:

Doc. No.: 2011010027 - 383 - 1/5/2011

00: One line toggle.01: Reserved.

10: Two lines toggle.11: Three lines toggle.



TCON Re	egister (Bank = 32)			
Index (Absolute)	Mnemonic )	Bit	Description	
	G0CS[2:0]	2:0	GPO0 Combination Select. 000: No combination. 001: AND. (GPO# & GPO#-1). 010: OR. (GPO#   GPO#-1). 011: Select GPO# and GPO#-1xx: XOR. (GPO# ^ GPO#-1).	-1 on alternating frames.
39h	REG64E5	7:0	Default: 0x00	Access : R/W
(64E5h)	G10P	7	GPO1 Output Polarity. 0: Active high. 1: Active low.	-
	G1TC		GPO1 Toggle Circuit enable.  0: Normal.  1: Toggle.  Toggle mode is useful in POL polarity is required from line to Frame to frame polarity changan odd # in the vertical durate.	co line. ges are made by programming
	-	5	Reserved.	
SU	G1TS[1:0]	4:3	GPO1 Type Select. When toggle mode=0. 00: Normal. 01: Duration is greater than a 10: Every two lines have one 11: Every three lines have on When toggle mode=1: 00: One line toggle. 01: Reserved. 10: Two lines toggle. 11: Three lines toggle.	GPO pulse (skip 1 line).
***	G1CS[2:0]	2:0	GPO1 Combination Select.  000: No combination.  001: AND. (GPO# & GPO#-1).  010: OR. (GPO#   GPO#-1).  011: Select GPO# and GPO#-1  1xx: XOR. (GPO# ^ GPO#-1)	-1 on alternating frames.
3Ah	REG64E8	7:0	Default: 0x00	Access : R/W



TCON Re	gister (Bank = 32)		
Index (Absolute)	Mnemonic	Bit	Description
(64E8h)	G2OP	7	GPO2 Output Polarity. 0: Active high. 1: Active low.
	G2TC	6	GPO2 Toggle Circuit enable.  0: Normal.  1: Toggle.  Toggle mode is useful in POL generation when alternating polarity is required from line to line.  Frame to frame polarity changes are made by programming an odd # in the vertical duration when in toggle mode.
	-	5	Reserved.
	G2TS[1:0]	2:0	GPO2 Type Select. When toggle mode=0: 00: Normal. 01: Duration is greater than a line time (over 1 line). 10: Every two lines have one GPO pulse (skip 1 line). 11: Every three lines have one GPO pulse (skip 2 lines). When toggle mode=1: 00: One line toggle. 01: Reserved. 10: Two lines toggle. 11: Three lines toggle. GPO2 Combination Select. 000: No combination. 001: AND. (GPO# & GPO#-1). 010: OR. (GPO#   GPO#-1). 011: Select GPO# and GPO#-1 on alternating frames.
5			1xx: XOR. (GPO# ^ GPO#-1).
3Ah (64E9h)	REG64E9	7:0	Default: 0x00 Access : R/W
(04690)	G3OP	7	GPO3 Output Polarity. 0: Active high. 1: Active low.
	G3TC	6	GPO3 Toggle Circuit enable.  0: Normal.  1: Toggle.  Toggle mode is useful in POL generation when alternating polarity is required from line to line.  Frame to frame polarity changes are made by programming an odd # in the vertical duration when in toggle mode.



TCON Re	gister (Bank = 32)				
Index (Absolute)	Mnemonic	Bit	Description		
	-	5	Reserved.		
	G3TS[1:0]	4:3	GPO3 Type Select.  When toggle mode=0:.  00: Normal.  01: Duration is greater than a line time (over 1 line).  10: Every two lines have one GPO pulse (skip 1 line).  11: Every three lines have one GPO pulse (skip 2 lines).  When toggle mode=1:  00: One line toggle.  01: Reserved.  10: Two lines toggle.  11: Three lines toggle.		
	G3CS[2:0]	2:0	GPO3 Combination Select.  000: No combination.  001: AND. (GPO# & GPO#-1).  010: OR. (GPO#   GPO#-1).  011: Select GPO# and GPO#-1 on alternating frames.  1xx: XOR. (GPO# ^ GPO#-1).		
3Bh	REG64EC	7:0	Default: 0x00	Access : R/W	
(64ECh)	G4OP	7	GPO4 Output Polarity. 0: Active high. 1: Active low.		
Sico	G4TC	6	GPO4 Toggle Circuit enable.  0: Normal.  1: Toggle.  Toggle mode is useful in POL generation when alternating polarity is required from line to line.  Frame to frame polarity changes are made by programming an odd # in the vertical duration when in toggle mode.		
		5	Reserved.		



Index (Absolute)	Mnemonic	Bit	Description	
	G4TS[1:0]	4:3	GPO4 Type Select.  When toggle mode=0:  00: Normal.  01: Duration is greater than a line time (over 1 line).  10: Every two lines have one GPO pulse (skip 1 line).  11: Every three lines have one GPO pulse (skip 2 lines).  When toggle mode=1:  00: One line toggle.  01: Reserved.  10: Two lines toggle.  11: Three lines toggle.	
	G4CS[2:0]	2:0	GPO4 Combination Select. 000: No combination. 001: AND. (GPO# & GPO#-1) 010: OR. (GPO#   GPO#-1). 011: Select GPO# and GPO# 1xx: XOR. (GPO# ^ GPO#-1)	-1 on alternating frames.
3Bh	REG64ED	7:0	Default: 0x00	Access : R/W
(64EDh)	G5OP	72	GPO5 Output Polarity.  D: Active high.  D: Active low.	
a Co	G5TC	6 GPO5 Toggle Circuit enable. 0: Normal. 1: Toggle. Toggle mode is useful in POL generati polarity is required from line to line. Frame to frame polarity changes are man odd # in the vertical duration wher		to line. ges are made by programming
		5	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	G5TS[1:0]	4:3	GPO5 Type Select. When toggle mode=0. 00: Normal. 01: Duration is greater than a 10: Every two lines have one 11: Every three lines have on When toggle mode=1: 00: One line toggle. 01: Reserved. 10: Two lines toggle. 11: Three lines toggle.	GPO pulse (skip 1 line).
	G5CS[2:0]	2:0	GPO5 Combination Select.  000: No combination.  001: AND. (GPO# & GPO#-1).  010: OR. (GPO#   GPO#-1).  011: Select GPO# and GPO#  1xx: XOR. (GPO# ^ GPO#-1)	-1 on alternating frames.
3Ch	REG64F0	7:0	Default: 0x00	Access : R/W
(64F0h)	G6OP	72	GPO6 Output Polarity. 0: Active high. 1: Active low.	
S.O	G6TC	6	GPO6 Toggle Circuit enable.  0: Normal.  1: Toggle.  Toggle mode is useful in POL generation when alternating polarity is required from line to line.  Frame to frame polarity changes are made by programminan odd # in the vertical duration when in toggle mode.	
		5	Reserved.	

Doc. No.: 2011010027 - 388 -1/5/2011



TCON Re	CON Register (Bank = 32)					
Index (Absolute)	Mnemonic	Bit	Description			
	G6TS[1:0]	4:3	When toggle mode=0.  00: Normal.  01: Duration is greater than a line time (over 1 line).  10: Every two lines have one GPO pulse (skip 1 line).  11: Every three lines have one GPO pulse (skip 2 line).  When toggle mode=1:  00: One line toggle.  01: Reserved.  10: Two lines toggle.  11: Three lines toggle.			
	G6CS[2:0]	2:0				
3Fh	REG64FC	7:0	Default: 0x04	Access : R/W		
(64FCh)	GPO5_EN	7 7 7	GPO5 enable of POL.			
	GPO4_EN	6	GPO4 enable of POL.			
	GPO3_EN	5	GPO3 enable of POL.			
	GPO2_EN	4	GPO2 enable of POL.			
	GPO1_EN	3	GPO1 enable of POL.			
	GPO0_EN	2	GPO0 enable of POL.			
	- 1.2	1:0	Reserved.			
3Fh	REG64FD	7:0	Default: 0x00	Access : R/W		
(64FDh)	4, 70	7:1	Reserved.			
1	GPO6_EN	0	GPO6 enable of POL.			
4Ch	REG6531	7:0	Default: 0xF0	Access : R/W		
(6531h)	GPO0_PS[3:0]	7:4	Frame count for power seque Only active with Frame count	<del>-</del> '		
		3:0	Reserved.			
4Dh	REG6535	7:0	Default: 0xF0	Access : R/W		
(6535h)	GPO1_PS[3:0]	7:4	Frame count for power sequence of gpo1.  Only active with Frame counter enable (EN_FCNT=1).			
			Reserved.			



TCON Re	gister (Bank = 32)				
Index (Absolute)	Mnemonic	Bit	Description		
4Eh	REG6539	7:0	Default: 0xF0	Access : R/W	
(6539h)	GPO2_PS[3:0]	7:4	Frame count for power seque Only active with Frame count	9.	
	-	3:0	Reserved.		
4Fh	REG653D	7:0	Default: 0xF0	Access : R/W	
(653Dh)	GPO3_PS[3:0]	7:4	Frame count for power seque Only active with Frame count	<u> </u>	
	-	3:0	Reserved.		
50h	REG6541	7:0	Default: 0xF0	Access : R/W	
(6541h)	GPO4_PS[3:0]	7:4	Frame count for power sequence of gpo4.  Only active with Frame counter enable (EN_FCNT=1).		
	-	3:0	Reserved.		
51h	REG6545	7:0	Default: 0xF0	Access : R/W	
(6545h)	GPO5_PS[3:0]	7:4	Frame count for power sequence of gpo5.  Only active with Frame counter enable (EN_FCNT=1).		
	-	3:0	Reserved.		
5Bh	REG656D	7:0	Default: 0xF0	Access : R/W	
(656Dh)	GPO6_PS[3:0]	7:4	Frame count for power sequence of gpo6.  Only active with Frame counter enable (EN_FCNT=1).		
	O O	3:0	Reserved.		
61h	REG6584	7:0	Default: 0x7F	Access : R/W	
(6584h)		7	Reserved.		
	GPO6_FF_OEN	6	GPO6_FF output enable.		
N. C	GPO5_FF_OEN	5	GPO5_FF output enable.		
5	GPO4_FF_OEN	4	GPO4_FF output enable.		
4	GPO3_FF_OEN	3	GPO3_FF output enable.		
(0.5)	GPO2_FF_OEN	2	GPO2_FF output enable.		
	GPO1_FF_OEN	1	GPO1_FF output enable.		
	GPO0_FF_OEN	0	GPO0_FF output enable. 0: Output. 1: Close.		
6Eh	REG65B8	7:0	Default: 0x00	Access : R/W	
(65B8h)	-	7	Reserved.	-	



TCON Re	ON Register (Bank = 32)					
Index (Absolute)	Mnemonic	Bit	Description			
	GPO6_N_1_SEL	6	Select the signal which is used (G6CS). (GPO6 n 1 select). 0: Use GPO5. 1: Use an always Low signal of	d for GPO6 Combination Select (1'b0).		
	GPO5_N_1_SEL	5	Select the signal which is used (G5CS). (GPO5 n 1 select). 0: Use GPO4. 1: Use an always Low signal	d for GPO5 Combination Select (1'b0).		
	GPO4_N_1_SEL	4	Select the signal which is used for GPO4 Combina (G4CS). (GPO4 n 1 select). 0: Use GPO3. 1: Use an always Low signal (1'b0).			
	GPO3_N_1_SEL	(G3CS). (GPO3 n 1 select). 0: Use GPO2. 1: Use an always Low signal (1'b0).				
	GPO2_N_1_SEL					
Sto	GPO1_N_1_SEL  1 Select the signal which is used for GPO1 Co (G1CS). (GPO1 n 1 select). 0: Use GPO0. 1: Use an always Low signal (1'b0).  GPO0_N_1_SEL  0 Select the signal which is used for GPO0 Co (G0CS). (GPO0 n 1 select). 0: Use GPOD. 1: Use an always Low signal (1'b0).					
40						
76h	REG65D8	7:0	Default: 0x00	Access : R/W		
(65D8h)	GPO3_STH_SEL[1:0]	7:6	Gpo3 sth pulse width select.			
	GPO2_STH_SEL[1:0]	5:4	Gpo2 sth pulse width select.			



TCON Re	CON Register (Bank = 32)						
Index (Absolute)	Mnemonic	Bit	Description				
	GPO1_STH_SEL[1:0]	3:2	Gpo1 sth pulse width select.				
	GPO0_STH_SEL[1:0]	1:0	Gpo0 sth pulse width select.  00: 1T positive clock sample (gpo_pos).  01: 1T negative clock sample (gpo_neg).  10: 1.5T positive clock sample (gpo_pos   gpo_neg).  11: 1.5T negative clock sample (gpo_neg   gpo_2nd).				
76h	REG65D9	7:0	Default: 0x00	Access : R/W			
(65D9h)	-	7:6	Reserved.	60			
	GPO6_STH_SEL[1:0]	5:4	Gpo6 sth pulse width select.				
	GPO5_STH_SEL[1:0]	3:2	Gpo5 sth pulse width select.				
	GPO4_STH_SEL[1:0]	1:0	Gpo4 sth pulse width select.				
79h	REG65E4	7:0	Default: 0x01	Access : R/W			
(65E4h)	-	7	Reserved.				
-	G6AT	6	GPO6 Auto Toggle for POL. 0: Disable. 1: Enable.				
	G5AT	50	GPO5 Auto Toggle for POL. 0: Disable. 1: Enable.				
	G4AT C	4	GPO4 Auto Toggle for POL. 0: Disable. 1: Enable.				
~°0	G3AT .	3	GPO3 Auto Toggle for POL. 0: Disable. 1: Enable.				
15	G2AT C	2	GPO2 Auto Toggle for POL. 0: Disable. 1: Enable.				
40	G1AT	1	GPO1 Auto Toggle for POL. 0: Disable. 1: Enable.				
	G0AT	0	GPO0 Auto Toggle for POL. 0: Disable. 1: Enable.				
7Fh	REG65FC	7:0	Default: 0x00	Access : R/W			
(65FCh)	TC_DUMMY0[7:0]	7:0	Dummy register.				



TC_DUMMY0[15:8]

TCON Register (Bank = 32) **Index Mnemonic Bit Description** (Absolute) 7Fh **REG65FD** 7:0 Default: 0x00 Access: R/W (65FDh)

See description of '65FCh'.

7:0

Doc. No.: 2011010027 1/5/2011 - 393 -

## MAILBOX Register (Bank = 33)

MAILBOX	Register (Bank = 33)			
Index (Absolute)	Mnemonic	Bit	Description	
40h	REG6700	7:0	Default : 0x00	Access : R/W
(6700h)	MB0_0[7:0]	7:0	MAILBOX_0.	~ 0
40h	REG6701	7:0	Default : 0x00	Access : R/W
(6701h)	MB0_0[15:8]	7:0	See description of '6700h'.	
41h	REG6704	7:0	Default : 0x00	Access : R/W
(6704h)	MB0_1[7:0]	7:0	MAILBOX_1.	60
41h	REG6705	7:0	Default : 0x00	Access : R/W
(6705h)	MB0_1[15:8]	7:0	See description of '6704h'.	
42h	REG6708	7:0	Default : 0x00	Access : R/W
(6708h)	MB0_2[7:0]	7:0	MAILBOX_2.	
42h	REG6709	7:0	Default : 0x00	Access : R/W
(6709h)	MB0_2[15:8]	7:0	See description of '6708h'.	
43h (670Ch)	REG670C	7:0	Default: 0x00	Access : R/W
	MB0_3[7:0]	7:0	MAILBOX_3.	
43h	REG670D	7:0	Default: 0x00	Access : R/W
(670Dh)	MB0_3[15:8]	7:0	See description of '670Ch'.	
44h	REG6710	7:0	Default: 0x00	Access: R/W
(6710h)	MB0_4[7:0]	7:0	MAILBOX_4.	
44h	REG6711	7:0	Default: 0x00	Access: R/W
(6711h)	MB0_4[15:8]	7:0	See description of '6710h'.	
45h	REG6714	7:0	Default : 0x00	Access : R/W
(6714h)	MB0_5[7:0]	7:0	MAILBOX_5.	
45h	REG6715	7:0	Default: 0x00	Access : R/W
(6715h)	MB0_5[15:8]	7:0	See description of '6714h'.	
46h	REG6718	7:0	Default : 0x00	Access : R/W
(6 <b>718</b> h)	MB0_6[7:0]	7:0	MAILBOX_6.	
46h	REG6719	7:0	Default: 0x00	Access : R/W
(6719h)	MB0_6[15:8]	7:0	See description of '6718h'.	
47h	REG671C	7:0	Default : 0x00	Access : R/W
(671Ch)	MB0_7[7:0]	7:0	MAILBOX_7.	
47h	REG671D	7:0	Default : 0x00	Access : R/W



Doc. No.: 2011010027					
MAILBOX	Register (Bank = 33)		1		
Index (Absolute)	Mnemonic	Bit	Description		
(671Dh)	MB0_7[15:8]	7:0	See description of '671Ch'.	1	
48h	REG6720	7:0	Default : 0x00	Access : R/W	
(6720h)	MB0_8[7:0]	7:0	MAILBOX_8.		
48h	REG6721	7:0	Default : 0x00	Access : R/W	
(6721h)	MB0_8[15:8]	7:0	See description of '6720h'.		
49h	REG6724	7:0	Default: 0x00	Access : R/W	
(6724h)	MB0_9[7:0]	7:0	MAILBOX_9.	~ O '	
49h	REG6725	7:0	Default: 0x00	Access : R/W	
(6725h)	MB0_9[15:8]	7:0	See description of '6724h'.		
4Ah	REG6728	7:0	Default : 0x00	Access : R/W	
(6728h)	MB0_A[7:0]	7:0	MAILBOX_10.		
4Ah	REG6729	7:0	Default : 0x00	Access : R/W	
(6729h)	MB0_A[15:8]	7:0	See description of '6728h'.		
(C72Ch)	REG672C	7:0	Default: 0x00	Access : R/W	
	MB0_B[7:0]	7:0	MAILBOX_11.		
4Bh	REG672D	7:0	Default: 0x00	Access : R/W	
(672Dh)	MB0_B[15:8]	7:0	See description of '672Ch'.		
4Ch	REG6730	7:0	Default : 0x00	Access : R/W	
(6730h)	MB0_C[7:0]	7:0	MAILBOX_12.		
4Ch	REG6731	7:0	Default: 0x00	Access : R/W	
(6731h)	MB0_C[15:8]	7:0	See description of '6730h'.		
4Dh	REG6734	7:0	Default: 0x00	Access : R/W	
(6734h)	MB0_D[7:0]	7:0	MAILBOX_13.		
4Dh	REG6735	7:0	Default: 0x00	Access : R/W	
(6735h)	MB0_D[15:8]	7:0	See description of '6734h'.		
4Eh	REG6738	7:0	Default: 0x00	Access : R/W	
(6 <mark>738</mark> h)	MB0_E[7:0]	7:0	MAILBOX_14.		
4Eh	REG6739	7:0	Default: 0x00	Access : R/W	
(6739h)	MB0_E[15:8]	7:0	See description of '6738h'.		
4Fh	REG673C	7:0	Default : 0x00	Access : R/W	
(673Ch)	MB0_F[7:0]	7:0	MAILBOX_15.		
4Fh	REG673D	7:0	Default : 0x00	Access : R/W	
(673Dh)	MB0_F[15:8]	7:0	See description of '673Ch'.		



MAILBOX Register (Bank = 33)					
Index	Mnemonic	Bit	Description		
(Absolute)					
50h	REG6740	7:0	Default : 0x00	Access : R/W	
(6740h)	MB0_10[7:0]	7:0	MAILBOX_16.		
50h	REG6741	7:0	Default : 0x00	Access : R/W	
(6741h)	MB0_10[15:8]	7:0	See description of '6740h'.		
51h	REG6744	7:0	Default : 0x00	Access : R/W	
(6744h)	MB0_11[7:0]	7:0	MAILBOX_17.		
51h	REG6745	7:0	Default : 0x00	Access : R/W	
(6745h)	MB0_11[15:8]	7:0	See description of '6744h'.	<b>O</b>	
52h	REG6748	7:0	Default : 0x00	Access : R/W	
(6748h)	MB0_12[7:0]	7:0	MAILBOX_18.		
52h	REG6749	7:0	Default : 0x00	Access : R/W	
(6749h)	MB0_12[15:8]	7:0	See description of '6748h'.		
53h	REG674C	7:0	Default: 0x00	Access : R/W	
(674Ch)	MB0_13[7:0]	7:0	MAILBOX_19.		
53h	REG674D	7:0	Default : 0x00	Access : R/W	
(674Dh)	MB0_13[15:8]	7:0	See description of '674Ch'.		
54h	REG6750	7:0	Default: 0x00	Access : R/W	
(6750h)	MB0_14[7:0]	7:0	MAILBOX_20.		
54h	REG6751	7:0	Default : 0x00	Access : R/W	
(6751h)	MB0_14[15:8]	7:0	See description of '6750h'.		
55h	REG6754	7:0	Default : 0x00	Access : R/W	
(6754h)	MB0_15[7:0]	7:0	MAILBOX_21.		
55h	REG6755	7:0	Default : 0x00	Access : R/W	
(6755h)	MB0_15[15:8]	7:0	See description of '6754h'.		
56h	REG6758	7:0	Default : 0x00	Access : R/W	
(6758h)	MB0_16[7:0]	7:0	MAILBOX_22.		
56h	REG6759	7:0	Default : 0x00	Access : R/W	
(6759h)	MB0_16[15:8]	7:0	See description of '6758h'.		
57h	REG675C	7:0	Default: 0x00	Access : R/W	
(675Ch)	MB0_17[7:0]	7:0	MAILBOX_23.		
57h	REG675D	7:0	Default : 0x00	Access : R/W	
(675Dh)	MB0_17[15:8]	7:0	See description of '675Ch'.		
58h	REG6760	7:0	Default : 0x00	Access : R/W	



MAILBOX Register (Bank = 33)					
Index (Absolute)	Mnemonic	Bit	Description		
(6760h)	MB0_18[7:0]	7:0	MAILBOX_24.		
58h	REG6761	7:0	Default : 0x00	Access : R/W	
(6761h)	MB0_18[15:8]	7:0	See description of '6760h'.		
59h	REG6764	7:0	Default : 0x00	Access : R/W	
(6764h)	MB0_19[7:0]	7:0	MAILBOX_25.		
59h	REG6765	7:0	Default : 0x00	Access : R/W	
(6765h)	MB0_19[15:8]	7:0	See description of '6764h'.	CO"	
5Ah	REG6768	7:0	Default : 0x00	Access : R/W	
(6768h)	MB0_1A[7:0]	7:0	MAILBOX_26.		
5Ah	REG6769	7:0	Default : 0x00	Access: R/W	
(6769h)	MB0_1A[15:8]	7:0	See description of '6768h'.		
5Bh	REG676C	7:0	Default : 0x00	Access: R/W	
(676Ch)	MB0_1B[7:0]	7:0	MAILBOX_27.		
5Bh	REG676D	7:0	Default: 0x00	Access : R/W	
(676Dh)	MB0_1B[15:8]	7:0	See description of '676Ch'.		
5Ch	REG6770	7:0	Default: 0x00	Access : R/W	
(6770h)	MB0_1C[7:0]	7:0	MAILBOX_28.		
5Ch	REG6771	7:0	Default : 0x00	Access : R/W	
(6771h)	MB0_1C[15:8]	7:0	See description of '6770h'.		
5Dh	REG6774	7:0	Default : 0x00	Access : R/W	
(6774h)	MB0_1D[7:0]	7:0	MAILBOX_29.		
5Dh	REG6775	7:0	Default : 0x00	Access : R/W	
(6775h)	MB0_1D[15:8]	7:0	See description of '6774h'.	T	
5Eh	REG6778	7:0	Default : 0x00	Access: R/W	
(6778h)	MB0_1E[7:0]	7:0	MAILBOX_30.		
5Eh	REG6779	7:0	Default : 0x00	Access : R/W	
(6779h)	MB0_1E[15:8]	7:0	See description of '6778h'.		
5Fh	REG677C	7:0	Default : 0x00	Access : R/W	
(677Ch)	MB0_1F[7:0]	7:0	MAILBOX_31.	T	
5Fh	REG677D	7:0	Default : 0x00	Access : R/W	
(677Dh)	MB0_1F[15:8]	7:0	See description of '677Ch'.	T	
60h	REG6780	7:0	Default : 0x00	Access : R/W	
(6780h)	MB0_20[7:0]	7:0	MAILBOX_32.		



MAILBOX	Register (Bank =	33)		
Index (Absolute)	Mnemonic	Bit	Description	
60h	REG6781	7:0	Default: 0x00	Access : R/W
(6781h)	MB0_20[15:8]	7:0	See description of '6780h'.	
51h	REG6784	7:0	Default : 0x00	Access : R/W
(6784h)	MB0_21[7:0]	7:0	MAILBOX_33.	
61h	REG6785	7:0	Default: 0x00	Access : R/W
(6785h)	MB0_21[15:8]	7:0	See description of '6784h'.	
52h	REG6788	7:0	Default : 0x00	Access : R/W
(6788h)	MB0_22[7:0]	7:0	MAILBOX_34.	
52h	REG6789	7:0	Default : 0x00	Access : R/W
(6789h)	MB0_22[15:8]	7:0	See description of '6788h'.	
53h	REG678C	7:0	Default : 0x00	Access : R/W
(678Ch)	MB0_23[7:0]	7:0	MAILBOX_35.	
63h	REG678D	7:0	Default: 0x00	Access : R/W
(678Dh)	MB0_23[15:8]	7:0	See description of '678Ch'.	
(C700b)	REG6790	7:0	Default : 0x00	Access : R/W
	MB0_24[7:0]	7:0	MAILBOX_36.	
54h	REG6791	7:0	Default: 0x00	Access : R/W
(6791h)	MB0_24[15:8]	7:0	See description of '6790h'.	
55h	REG6794	7:0	Default : 0x00	Access : R/W
(6794h)	MB0_25[7:0]	7:0	MAILBOX_37.	
55h	REG6795	7:0	Default: 0x00	Access : R/W
(6795h)	MB0_25[15:8]	7:0	See description of '6794h'.	
56h	REG6798	7:0	Default: 0x00	Access : R/W
(6798h)	MB0_26[7:0]	7:0	MAILBOX_38.	
56h	REG6799	7:0	Default: 0x00	Access : R/W
(6799h)	MB0_26[15:8]	7:0	See description of '6798h'.	
57h	REG679C	7:0	Default : 0x00	Access : R/W
(679Ch)	MB0_27[7:0]	7:0	MAILBOX_39.	
57h	REG679D	7:0	Default : 0x00	Access : R/W
(679Dh)	MB0_27[15:8]	7:0	See description of '679Ch'.	
58h	REG67A0	7:0	Default: 0x00	Access : R/W
(67A0h)	MB0_28[7:0]	7:0	MAILBOX_40.	
58h	REG67A1	7:0	Default : 0x00	Access : R/W



MAILBOX	Register (Bank = 33)	)		
Index (Absolute)	Mnemonic	Bit	Description	
(67A1h)	MB0_28[15:8]	7:0	See description of '67A0h'.	
69h	REG67A4	7:0	Default : 0x00	Access : R/W
(67A4h)	MB0_29[7:0]	7:0	MAILBOX_41.	
69h	REG67A5	7:0	Default : 0x00	Access : R/W
(67A5h)	MB0_29[15:8]	7:0	See description of '67A4h'.	
6Ah	REG67A8	7:0	Default : 0x00	Access : R/W
(67A8h)	MB0_2A[7:0]	7:0	MAILBOX_42.	<b>60</b> °
6Ah	REG67A9	7:0	Default : 0x00	Access : R/W
(67A9h)	MB0_2A[15:8]	7:0	See description of '67A8h'.	
6Bh	REG67AC	7:0	Default : 0x00	Access : R/W
(67ACh)	MB0_2B[7:0]	7:0	MAILBOX_43.	1
(C74DL)	REG67AD	7:0	Default : 0x00	Access : R/W
	MB0_2B[15:8]	7:0	See description of '67ACh'.	1
6Ch	REG67B0	7:0	Default : 0x00	Access : R/W
(67B0h)	MB0_2C[7:0]	7:0	MAILBOX_44.	1
6Ch	REG67B1	7:0	Default: 0x00	Access: R/W
(67B1h)	MB0_2C[15:8]	7:0	See description of '67B0h'.	1
6Dh	REG67B4	7:0	Default : 0x00	Access : R/W
(67B4h)	MB0_2D[7:0]	7:0	MAILBOX_45.	1
6Dh	REG67B5	7:0	Default : 0x00	Access : R/W
(67B5h)	MB0_2D[15:8]	7:0	See description of '67B4h'.	
6Eh	REG67B8	7:0	Default : 0x00	Access: R/W
(67B8h)	MB0_2E[7:0]	7:0	MAILBOX_46.	1
6Eh	REG67B9	7:0	Default : 0x00	Access : R/W
(67B9h)	MB0_2E[15:8]	7:0	See description of '67B8h'.	T
6Fh	REG67BC	7:0	Default : 0x00	Access : R/W
(6 <mark>7BC</mark> h)	MB0_2F[7:0]	7:0	MAILBOX_47.	
6Fh	REG67BD	7:0	Default : 0x00	Access : R/W
(67BDh)	MB0_2F[15:8]	7:0	See description of '67BCh'.	



## SEMAPHORE Register (Bank = 34)

SEMAPHORE Register (Bank = 34)					
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG6800	7:0	Default : 0x00	Access : R/W	
(6800h)	SEMA_0[7:0]	7:0	SEMA_0[15:2]. Reserve. SEMA_0[1:0]. 2'b00: clear. 2'b01: ID1. 2'b10: ID2. 2'b11: ID3.	CO.1	
00h	REG6801	7:0	Default : 0x00	Access : R/W	
(6801h)	SEMA_0[15:8]	7:0	See description of '6800h'.		
01h	REG6804	7:0	Default : 0x00	Access: R/W	
(6804h)	SEMA_1[7:0]	7:0	SEMA_1[15:2]. Reserve. SEMA_1[1:0]. 2'b00: clear. 2'b01: ID1. 2'b10: ID2. 2'b11: ID3.		
01h	REG6805	7:0	Default : 0x00	Access: R/W	
(6805h)	SEMA_1[15:8]	7:0	See description of '6804h'.	T.	
02h	REG6808	7:0	Default : 0x00	Access: R/W	
(6808h)	SEMA_2[7:0]	7:0	SEMA_2[15:2]. Reserve. SEMA_2[1:0]. 2'b00: clear. 2'b01: ID1. 2'b10: ID2. 2'b11: ID3.		
02h	REG6809	7:0	Default : 0x00	Access : R/W	
(6809h)	SEMA_2[15:8]	7:0	See description of '6808h'.		
03h	REG680C	7:0	Default : 0x00	Access : R/W	



) nc	No ·	2011	<b>01002</b>	7

	T	x = 34)	I	
Index (Absolute)	Mnemonic	Bit	Description	
(680Ch)	SEMA_3[7:0]	7:0	SEMA_3[15:2].	
			Reserve.	
			SEMA_3[1:0].	
			2'b00: clear.	
			2'b01: ID1.	
			2'b10: ID2.	
03h	REG680D	7:0	2'b11: ID3. <b>Default : 0x00</b>	Access : R/W
(680Dh)	SEMA_3[15:8]	7:0	See description of '680Ch'.	Access ; R/W
<u>`                                    </u>	REG6810	7:0	Default : 0x00	Access : R/W
(6810h)	SEMA_4[7:0]	7:0	SEMA_4[15:2].	ACCOST N/ W
		7.10	Reserve.	•
			SEMA_4[1:0].	
			2'b00: clear.	
			2'b01: ID1.	
			2'b10: ID2.	
			2'b11: ID3.	
04h	REG6811	7:0	Default : 0x00	Access: R/W
(6811h)	SEMA_4[15:8]	7:0	See description of '6810h'.	
05h	REG6814	7:0	Default : 0x00	Access: R/W
(6814h)	SEMA_5[7:0]	7:0	SEMA_5[15:2].	
	(9)		Reserve.	
	O D	15	SEMA_5[1:0].	
	( 6)		2'b00: clear.	
	107		2'b01: ID1.	
			2'b10: ID2. 2'b11: ID3.	
)5h	REG6815	7:0	Default : 0x00	Access : R/W
(6815h)	SEMA_5[15:8]	7:0	See description of '6814h'.	1.00000 1 10, 11
06h	REG6818	7:0	Default : 0x00	Access : R/W
(6818h)	SEMA_6[7:0]	7:0	SEMA_6[15:2].	•
			Reserve.	
			SEMA_6[1:0].	
			2'b00: clear.	
			2'b01: ID1.	
			2'b10: ID2.	
		l	2'b11: ID3.	



SEMAPHO	ORE Register (Ban	k = 34)		
Index (Absolute)	Mnemonic	Bit	Description	
06h	REG6819	7:0	Default : 0x00	Access : R/W
(6819h)	SEMA_6[15:8]	7:0	See description of '6818	ßh'.
07h	REG681C	7:0	Default : 0x00	Access : R/W
(681Ch)	SEMA_7[7:0]	7:0	SEMA_7[15:2]. Reserve. SEMA_7[1:0]. 2'b00: clear. 2'b01: ID1. 2'b10: ID2. 2'b11: ID3.	CO.1
07h	REG681D	7:0	Default : 0x00	Access : R/W
(681Dh)	SEMA 7[15:8]	7:0	See description of '6810	ch'.

Doc. No.: 2011010027 - 402 - 1/5/2011



MI2C Register (Bank = 34)

Index (Absolute)	Mnemonic	Bit	Description	
10h	REG6840	7:0	Default : 0x01	Access : WO
(6840h)	-	7:1	Reserved.	
	MI2C_SW_RST	0	Master i2c software reset.	
1Dh	REG6874	7:0	Default : 0x00	Access : R/W
(6874h)	MI2C_DATA[7:0]	7:0	I2CDAT (I2C transmit data).	
1Dh	REG6875	7:0	Default : 0x00	Access : R/W
(6875h)	MI2C_ADDRESS[7:0]	7:0	I2CADR.	
1Eh	REG6878	7:0	Default : 0x00	Access : R/W
(6878h)	MI2C_COMMAND[7:0]	7:0	I2CCON (I2C command regis 0: Cr0. 1: Cr1. 2: Acknowledge bit. 3: Si (Interrupt flag). 4: 1->Stop. 5: 1->Start. 6: 1->i2c enable, 0->i2c disa 7: Cr2.	
1Eh	REG6879	7:0	Default: 0x00	Access : RO
(6879h)	MI2C_STATE[7:0]	7:0	I2CSTA (I2C state register).	
Sto.	MI2C_STATE[7:0]	350		



PWM Register (Bank = 34)

PWM Register (bank = 54)						
PWM Reg	ister (Bank = 34)		Ī			
Index (Absolute)	Mnemonic	Bit	Description			
21h	REG6884	7:0	Default : 0xFF	Access : R/W		
(6884h)	UNIT_DIV[7:0]	7:0	Pwm clock unit divider.	40		
21h	REG6885	7:0	Default : 0x00	Access : R/W		
(6885h)	PWM_RST_CNT	7	Reset all pwm counters, high	active.		
	PWM_CLR_ERR	6	Clear all pwm reset error flag	s.		
	-	5:1	Reserved.	79		
	SYNC_PULSE_SEL	0	Reset signal pulse selection 0	: falling edge 1: rising edge.		
22h	REG6888	7:0	Default : 0x00	Access : R/W		
(6888h)	PWM0_PERIOD[7:0]	7:0	Pwm0 period.			
22h	REG6889	7:0	Default : 0x00	Access : R/W		
(6889h)	-	7:2	Reserved.			
	PWM0_PERIOD[9:8]		See description of '6888h'.			
F	REG688C	7:0	Default: 0x00	Access : R/W		
(688Ch)	PWM0_DUTY[7:0]	7:0	Pwm0 duty.			
23h	REG688D	7:0	Default : 0x00	Access : R/W		
(688Dh)	-	7:2	Reserved.			
	PWM0_DUTY[9:8]	1:0	See description of '688Ch'.			
24h	REG6890	7:0	Default : 0x00	Access : R/W		
(6890h)	PWM0_DIV[7:0]	7:0	Pwm0 divider.			
24h	REG6891	7:0	Default : 0x00	Access: RO, R/W		
(6891h)	PWM0_RST_DIV_ERR	7				
	PWM0_RST_PRD_ERR	6				
	PWM0_RST_PWM_ERR	5				
	PWM0_EN	4	Pwm0 enable.			
60)	PWM0_DBEN	3	Pwm0 double enable.			
	PWM0_RESET_EN	2	Pwm0 vsync reset0.			
	PWM0_VDBEN	1	Pwm0_vsync_double_enable.			
	PWM0_POLARITY	0	PWM0_POLARITY.			
25h	REG6894	7:0	Default : 0x00	Access : R/W		
(6894h)	PWM1_PERIOD[7:0]	7:0	Pwm1 period.			
25h	REG6895	7:0	Default : 0x00	Access : R/W		



T	M	D:4	Danielia	
Index (Absolute)	Mnemonic	Bit	Description	
(6895h)	-	7:2	Reserved.	
	PWM1_PERIOD[9:8]	1:0	See description of '6894h'.	
26h	REG6898	7:0	Default: 0x00	Access : R/W
(6898h)	PWM1_DUTY[7:0]	7:0	Pwm1 duty.	
26h	REG6899	7:0	Default: 0x00	Access : R/W
(6899h)	-	7:2	Reserved.	
	PWM1_DUTY[9:8]	1:0	See description of '6898h'.	
27h	REG689C	7:0	Default: 0x00	Access : R/W
(689Ch)	PWM1_DIV[7:0]	7:0	Pwm1 divider.	
27h	REG689D	7:0	Default : 0x00	Access : RO, R/W
(689Dh)	PWM1_RST_DIV_ERR	7		
	PWM1_RST_PRD_ERR	6		
	PWM1_RST_PWM_ERR	5	<b>7 A</b> 0	
	PWM1_EN	4	Pwm1 enable.	
	PWM1_DBEN	3	Pwm1 double enable.	
	PWM1_RESET_EN	2	Pwm1 vsync reset0.	
	PWM1_VDBEN	1	Pwm1_vsync_double_enabl	e.
	PWM1_POLARITY	0	PWM1_POLARITY.	
28h	REG68A0	7:0	Default: 0x00	Access : R/W
(68A0h)	PWM2_PERIOD[7:0]	7:0	Pwm2 period.	
28h	REG68A1	7:0	Default: 0x00	Access : R/W
68A1h)	- 1.5	7:2	Reserved.	
XX	PWM2_PERIOD[9:8]	1:0	See description of '68A0h'.	
29h	REG68A4	7:0	Default : 0x00	Access : R/W
(68A4h)	PWM2_DUTY[7:0]	7:0	Pwm2 duty.	
29h	REG68A5	7:0	Default: 0x00	Access : R/W
(68A5h)	-	7:2	Reserved.	
4	PWM2_DUTY[9:8]	1:0	See description of '68A4h'.	
2Ah	REG68A8	7:0	Default : 0x00	Access : R/W
(68A8h)	PWM2_DIV[7:0]	7:0	Pwm2 divider.	
2Ah	REG68A9	7:0	Default : 0x00	Access : RO, R/W
68A9h)	PWM2_RST_DIV_ERR	7		
	PWM2_RST_PRD_ERR	6		



PWM Reg	pister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
	PWM2_RST_PWM_ERR	5		
	PWM2_EN	4	Pwm2 enable.	•
	PWM2_DBEN	3	Pwm2 double enable.	0
	PWM2_RESET_EN	2	Pwm2 vsync reset0.	
	PWM2_VDBEN	1	Pwm2_vsync_double_enable	
	PWM2_POLARITY	0	PWM2_POLARITY.	- 1
2Bh	REG68AC	7:0	Default : 0x00	Access : R/W
(68ACh)	PWM3_PERIOD[7:0]	7:0	Pwm3 period.	U
2Bh	REG68AD	7:0	Default : 0x00	Access : R/W
(68ADh)	-	7:2	Reserved.	
	PWM3_PERIOD[9:8]	1:0	See description of '68ACh'.	
2Ch	REG68B0	7:0	Default : 0x00	Access : R/W
(68B0h)	PWM3_DUTY[7:0]	7:0	Pwm3 duty.	
2Ch	REG68B1	7:0	Default: 0x00	Access : R/W
( <b>68B1h)</b>	-	7:2	Reserved.	
	PWM3_DUTY[9:8]	1:0	See description of '68B0h'.	
2Dh	REG68B4	7:0	Default: 0x00	Access : R/W
(68B4h)	PWM3_DIV[7:0]	7:0	Pwm3 divider.	
2Dh	REG68B5	7:0	Default : 0x00	Access: RO, R/W
(68B5h)	PWM3_RST_DIV_ERR	7		
	PWM3_RST_PRD_ERR	6		
	PWM3_RST_PWM_ERR	5		
X,O	PWM3_EN	4	Pwm3 enable.	
5	PWM3_DBEN	3	Pwm3 double enable.	
	PWM3_RESET_EN	2	Pwm3 vsync reset0.	
4.0	PWM3_VDBEN	1	Pwm3_vsync_double_enable	
	PWM3_POLARITY	0	PWM3_POLARITY.	
2Eh	REG68B8	7:0	Default : 0x00	Access : R/W
(68B8h)	PWM4_PERIOD[7:0]	7:0	Pwm4 period.	
2Eh	REG68B9	7:0	Default : 0x00	Access : R/W
(68B9h)	-	7:2	Reserved.	
	PWM4_PERIOD[9:8]	1:0	See description of '68B8h'.	
2Fh	REG68BC	7:0	Default : 0x00	Access : R/W



PWM Rec	o10027 gister (Bank = 34)			
Index	Mnemonic	Bit	Description	
(Absolute) (68BCh)	PWM4_DUTY[7:0]	7:0	Pwm4 duty.	
2Fh	REG68BD	7:0	Default : 0x00	Access : R/W
(68BDh)	-	7:2	Reserved.	
	PWM4_DUTY[9:8]	1:0	See description of '68BCh'.	
30h	REG68C0	7:0	Default : 0x00	Access : R/W
(68C0h)	PWM4_DIV[7:0]	7:0	Pwm4 divider.	Accessing
30h	REG68C1	7:0	Default : 0x00	Access : RO, R/W
(68C1h)	PWM4_RST_DIV_ERR	7	Delaute i exec	Access I Key Ky II
	PWM4 RST PRD ERR	6		
	PWM4_RST_PWM_ERR	5		
	PWM4 EN	4	Pwm4 enable.	
	PWM4_DBEN	3	Pwm4 double enable.	
	PWM4_RESET_EN	2	Pwm4 vsync reset0.	
	PWM4_VDBEN	1	Pwm4_vsync_double_enable	
	PWM4_POLARITY	0	PWM4_POLARITY.	
	REG68C4	7:0	Default : 0x00	Access : R/W
(68C4h)	PWM5_PERIOD[7:0]	7:0	Pwm5 period.	
31h	REG68C5	7:0	Default : 0x00	Access : R/W
(68C5h)	-	7:2	Reserved.	
	PWM5_PERIOD[9:8]	1:0	See description of '68C4h'.	
32h	REG68C8	7:0	Default: 0x00	Access : R/W
(68C8h)	PWM5_DUTY[7:0]	7:0	Pwm5 duty.	T
32h	REG68C9	7:0	Default : 0x00	Access : R/W
(68C9h)	41 70	7:2	Reserved.	
1	PWM5_DUTY[9:8]	1:0	See description of '68C8h'.	1
33h	REG68CC	7:0	Default : 0x00	Access : R/W
(68CCh)	PWM5_DIV[7:0]	7:0	Pwm5 divider.	1
33h	REG68CD	7:0	Default : 0x00	Access: RO, R/W
(68CDh)	PWM5_RST_DIV_ERR	7		
	PWM5_RST_PRD_ERR	6		
	PWM5_RST_PWM_ERR	5		
	PWM5_EN	4	Pwm5 enable.	
	PWM5_DBEN	3	Pwm5 double enable.	



Index (Absolute)	Mnemonic	Bit	Description	
	PWM5_RESET_EN	2	Pwm5 vsync reset0.	
	PWM5_VDBEN	1	Pwm5_vsync_double_enable	2.
	PWM5_POLARITY	0	PWM5_POLARITY.	
34h	REG68D0	7:0	Default : 0x00	Access : R/W
(68D0h)	RST_MUX1	7	Pwm1 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT1[3:0]	3:0	Pwm1 hsync reset counter.	~ O ' '
34h	REG68D1	7:0	Default : 0x00	Access : R/W
68D1h)	RST_MUX0	7	Pwm0 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT0[3:0]	3:0	Pwm0 hsync reset counter.	
(COD 41-)	REG68D4	7:0	Default : 0x00	Access : R/W
	RST_MUX3	7	Pwm3 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT3[3:0]	3:0	Pwm3 hsync reset counter.	
35h	REG68D5	7:0	Default : 0x00	Access : R/W
68D5h)	RST_MUX2	7	Pwm2 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT2[3:0]	3:0	Pwm2 hsync reset counter.	
86h	REG68D8	7:0	Default : 0x00	Access : R/W
68D8h)	RST_MUX5	7	Pwm5 reset mux.	
	- 1.57	6:4	Reserved.	
X	HS_RST_CNT5[3:0]	3:0	Pwm5 hsync reset counter.	
66h	REG68D9	7:0	Default : 0x00	Access : R/W
68D9h)	RST_MUX4	7	Pwm4 reset mux.	
40		6:4	Reserved.	
X	HS_RST_CNT4[3:0]	3:0	Pwm4 hsync reset counter.	



WDT Register (Bank = 34)

Index (Absolute)	Mnemonic	Bit	Description	
60h	REG6980	7:0	Default : 0x00	Access : WO
(6980h)	-	7:1	Reserved.	
	WDT_CLR	0	Write "1' to re-start WD	т.
62h	REG6988	7:0	Default : 0x00	Access : R/W
(6988h)	-	7:1	Reserved.	
	WDT_RST_FLAG	0	Assert: WDT reset has but write "1" to clear.	peen occurred;.
62h	REG6989	7:0	Default : 0x09	Access : R/W
(6989h)	WDT_RST_LEN[7:0]	7:0	Length of WDT reset.  0: One xtal clock; 1: two	o xtal clock; 3
63h	REG698C	7:0	Default : 0xFF	Access : R/W
COOCI-)	WDT_INT[7:0]	7:0		"WDT counter [31:16]" is equal outer [15:0]" is equal
63h	REG698D	7:0	Default : 0xFF	Access : R/W
(698Dh)	WDT_INT[15:8]	7:0	See description of '6980	Ch'.
64h	REG6990	7:0	Default : 0xFF	Access : R/W
(6990h)	WDT_MAX[7:0]	7:0	WDT period maximum v	value. AX is not equal to 0x00000000.
64h	REG6991	7:0	Default : 0xFF	Access : R/W
(6991h)	WDT_MAX[15:8]	7:0	See description of '6990	)h'.
65h	REG6994	7:0	Default : 0xFF	Access : R/W
(6994h)	WDT_MAX[23:16]	7:0	See description of '6990	)h'.
65h	REG6995	7:0	Default : 0xFF	Access : R/W
(6995h)	WDT_MAX[31:24]	7:0	See description of '6990	 )h'.



## TIMERO Register (Bank = 34)

TIMERO F	Register (Bank = 34)				
Index (Absolute)	Mnemonic	Bit	Description		
70h	REG69C0	7:0	Default : 0x00	Access : R/W	
(69C0h)	-	7:2	Reserved.		
	TIMER_TRIG	1	Set: Enable timer counting stop). Clear: By reset itself OR se	g one time (from 0 to max, then et reg_timer_en.	
	TIMER_EN	0	Set: Enable timer counting rolled). Clear: By reset itself OR se	g rolled (from 0 to max, then et reg_timer_trig.	
70h	REG69C1	7:0	Default : 0x00	Access : R/W	
(69C1h)	-	7:1	Reserved.		
	TIMER_INT_EN	0	Set: Enable interrupt. Clear: By reset itself.		
71h	REG69C4	7:0	Default: 0x00	Access : RO	
(69C4h)	-	7:1	Reserved.		
	TIMER_HIT	0	Assert: When counter enabled and matches reg_timer_max.  Deassert: By write 1 OR set reg_timer_en, reg_timer_once, reg_timer_max.		
72h	REG69C8	7:0	Default : 0xFF	Access : R/W	
(69C8h)	TIMER_MAX[7:0]	7:0	Timer maximum value.		
72h	REG69C9	7:0	Default : 0xFF	Access : R/W	
(69C9h)	TIMER_MAX[15:8]	7:0	See description of '69C8h'		
73h	REG69CC	7:0	Default : 0xFF	Access : R/W	
(69CCh)	TIMER_MAX[23:16]	7:0	See description of '69C8h'		
73h	REG69CD	7:0	Default : 0xFF	Access : R/W	
(69CDh)	TIMER_MAX[31:24]	7:0	See description of '69C8h'	•	
74h	REG69D0	7:0	Default : 0x00	Access : RO	
(69D0h)	TIMER_CAP[7:0]	7:0	Timer current value.  Note: With non-32-bit-data system, please read from		
74h	REG69D1	7:0	Default : 0x00	Access : RO	
(69D1h)	TIMER_CAP[15:8]	7:0	See description of '69D0h'		
75h	REG69D4	7:0	Default : 0x00	Access : RO	
(69D4h)	TIMER_CAP[23:16]	7:0	See description of '69D0h'		



TIMER_CAP[31:24]

(69D5h)

TIMERO I	TIMERO Register (Bank = 34)					
Index (Absolute)	Mnemonic	Bit	Description			
75h	REG69D5	7:0	Default : 0x00	Access : RO		

See description of '69D0h'.

7:0

Doc. No.: 2011010027 - 411 - 1/5/2011



GOP Register (Bank = 35)

GOP2G_0 Register (Bank = 35, Sub-Bank = 03)

GOP2G_0	Register (Bank = 3	85, Sub-	Bank = 03)		
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG6A00	7:0	Default : 0x09	Access : R/W	
(6A00h)	5541_EN	7	RGB5541 alpha mask mode er type.	nable, only for RGB1555 Data	
	-	6:5	Reserved.		
	GWIN_FLD_INV	4	Input Field inverse.		
	GWIN_PROG_MD	3	GWINs display mode. 0: Interlace. 1: Progress.	0: Interlace.	
	GWIN_HS_INV	2	Input Hsync inverse.		
	GWIN_VS_INV	1	Input Vsync inverse.		
	GWIN_RST	0	GOP soft reset.		
00h	REG6A01	7:0	Default: 0x42	Access : R/W	
(6A01h)	ALPHA_INV	7	Alpha out inverse.		
	HS_MASK	6	1: Mask Hsync when VFDE is low. 0: No mask.		
	DISP_VBACK	5	V line read out direction 0: down 1:up.		
	DISP_HBACK	4	H pixel read out direction 0: forward 1:back.		
	TRS_EN	3	Transparent color enable.		
	GWIN_YUVOUT	2	GOP out format. 0: RGB 1: VYU.		
	GENSHOT_FAST	1	Genshot fast.		
	OUT_RDY	0	Output ready.		
01h	REG6A04	7:0	Default: 0x14	Access : R/W	
(6A04h)	GWIN1_PINPON	7	GWIN1 PINPON mode (with G	3D).	
60	0	6	Reserved.		
	HI_TSH[1:0]	5:4	MIU access high priority thresl	hold.	
	DMA_EXT[1:0]	3:2	GOP DMA Burst length. 0: 8 1: 16 2: 32 3: all.		
	GWIN_DEST[1:0]	1:0	GOP destination. 0: IP_0, 1: reserved, 2: OP, 3:	MVOP.	
01h	REG6A05	7:0	Default: 0xA0	Access : R/W	
(6A05h)	RI_END[3:0]	7:4	Regdma interval end.		



GOP2G_0	Register (Bank = 3!	5, Sub-	Bank = 03)	
Index (Absolute)	Mnemonic	Bit	Description	
	RI_STR[3:0]	3:0	Regdma interval start.	
02h	REG6A08	7:0	Default : 0x80	Access : R/W
(6A08h)	DMA_THD[1:0]	7:6	DMA FIFO threshold. 0: 80, 1: 96, 2: 112, 3: 120.	***
	-	5:0	Reserved.	
02h	REG6A09	7:0	Default : 0x0F	Access : R/W
(6A09h)	BLINK_EN	7	Blink enable.	~O*'
	BLINK_RATE[6:0]	6:0	Blink toggle duration.	
08h	REG6A20	7:0	Default : 0x33	Access : R/W
(6A20h)	-	7:2	Reserved.	
	VS1_INT_MASK	1	Vs1 interrupt mask.	
	VS0_INT_MASK	0	Vs0 interrupt mask.	
08h	REG6A21	7:0	Default : 0x00	Access : RO
(6A21h)	-	7:2	Reserved.	
	VS1_INT	1	Vs1 interrupt flag.	
	VS0_INT	0	Vs0 interrupt flag.	·
09h	REG6A24	7:0	Default: 0x00	Access : RO
(6A24h)	-	7:4	Reserved.	
	RD_FLAG	3	PINPON flag.	
	RDMA_STATE[2:0]	2:0	RDMA state.	,
09h	REG6A25	7:0	Default : 0x00	Access : RO
(6A25h)	LB1_BIST_FAIL	7	LB1 BIST.	
X	LB0_BIST_FAIL	6	LB0 BIST.	
5	91, 70,	5	Reserved.	
	GW_FF_BIST_FAIL	4	Buffer BIST.	
	LB_UF	3	Line buffer underflow.	
K	LB_OF	2	Line buffer overflow.	
**	GW_UF	1	Buffer underflow.	
	GW_OF	0	Buffer overflow.	T
0Eh	REG6A38	7:0	Default : 0x90	Access : R/W
(6A38h)	RDMA_HT[7:0]	7:0	RDMA H total (unit: 2 pixels). RDMA_HT > MAX{GWINs_HE	ND}.
0Eh	REG6A39	7:0	Default : 0x00	Access : R/W



GOP2G_0	Register (Bank = 3	5, Sub-	Bank = 03)	
Index (Absolute)	Mnemonic	Bit	Description	
(6A39h)	-	7:2	Reserved.	
	RDMA_HT[9:8]	1:0	See description of '6A38h'.	•
0Fh	REG6A3C	7:0	Default: 0x00	Access : R/W
(6A3Ch)	HS_PIPE[7:0]	7:0	Hsync input pipe delay.	
0Fh	REG6A3D	7:0	Default: 0x00	Access : R/W
(6A3Dh)	-	7:2	Reserved.	- 1
	HS_PIPE[9:8]	1:0	See description of '6A3Ch'.	~0
10h	REG6A40	7:0	Default : 0x00	Access : R/W
(6A40h)	-	7:6	Reserved.	
	SLOW_RATIO[5:0]	5:0	FIFO read out slow ratio.	
10h	REG6A41	7:0	Default : 0x00	Access : R/W
(6A41h)	-	7	Reserved.	•
	SLOW_THD[6:0]	6:0	FIFO out speed slow down when data counts <= SLOW_THD.	
11h (6A44h)	REG6A44	7:0	Default: 0x00	Access : R/W
	BRI[7:0]	7:0	Brightness level: -256~255. BRI[8] is sign bit.	
11h	REG6A45	7:0	Default: 0x00	Access : R/W
(6A45h)	-	7:1	Reserved.	
	BRI[8]	0	See description of '6A44h'.	
12h	REG6A48	7:0	Default : 0x10	Access : R/W
(6A48h)		7:6	Reserved.	
	CON[5:0]	5:0	Contrast gain.	
~ 0			Gain = CON / 16.	
13h	REG6A4C	7:0	Default : 0x00	Access : R/W
(6A4Ch)	DRAM_STR0[7:0]	7:0	Start address for pinpon buffe	er0.
13h	REG6A4D	7:0	Default : 0x00	Access : R/W
(6A4Dh)	DRAM_STR0[15:8]	7:0	See description of '6A4Ch'.	
14h	REG6A50	7:0	Default : 0x00	Access : R/W
(6A50h)	DRAM_STR0[23:16]	7:0	See description of '6A4Ch'.	
14h	REG6A51	7:0	Default : 0x00	Access : R/W
(6A51h)	-	7:2	Reserved.	
	DRAM_STR0[25:24]	1:0	See description of '6A4Ch'.	
15h	REG6A54	7:0	Default : 0x00	Access: R/W



GOP2G_0	Register (Bank = 3	5, Sub-	Bank = 03)	
Index (Absolute)	Mnemonic	Bit	Description	
(6A54h)	DRAM_STR1[7:0]	7:0	Start address for pinpon buffer1.	
15h	REG6A55	7:0	Default: 0x00	Access : R/W
(6A55h)	DRAM_STR1[15:8]	7:0	See description of '6A54h'.	
16h	REG6A58	7:0	Default: 0x00	Access : R/W
(6A58h)	DRAM_STR1[23:16]	7:0	See description of '6A54h'.	
16h	REG6A59	7:0	Default: 0x00	Access : R/W
(6A59h)	-	7:2	Reserved.	~ O ' '
	DRAM_STR1[25:24]	1:0	See description of '6A54h'.	
20h	REG6A80	7:0	Default: 0x00	Access : R/W
(6A80h)	-	7:1	Reserved.	
	PRIO	0	1st priority GWIN number.	
24h	REG6A90	7:0	Default : 0x00	Access : R/W
(6A90h)	TRS_CLR[7:0]	7:0	Transparent color key. For RGB domain only.	
24h	REG6A91	7:0	Default: 0x00	Access : R/W
(6A91h)	TRS_CLR[15:8]	7:0	See description of '6A90h'.	<b>-</b>
25h	REG6A94	7:0	Default: 0x00	Access : R/W
(6A94h)	TRS_CLR[23:16]	7:0	See description of '6A90h'.	
30h	REG6AC0	7:0	Default : 0x40	Access : R/W
(6AC0h)	STRCH_HSIZE[7:0]	7:0	Stretch Window H size (unit: When V stretch ratio=1, hsize When V stretch ratio!=1, the buffer size.	e has no size limit.
30h	REG6AC1	7:0	Default: 0x02	Access : R/W
(6AC1h)	4. 0.	7:2	Reserved.	
	STRCH_HSIZE[9:8]	1:0	See description of '6AC0h'.	
31h	REG6AC4	7:0	Default : 0x68	Access : R/W
(6AC4h)	STRCH_VSIZE[7:0]	7:0	Stretch Window V size.	T
31h	REG6AC5	7:0	Default: 0x01	Access : R/W
(6AC5h)	-	7:3	Reserved.	
	STRCH_VSIZE[10:8]	2:0	See description of '6AC4h'.	
32h	REG6AC8	7:0	Default : 0x64	Access : R/W
(6AC8h)	STRCH_HST[7:0]	7:0	Stretch Window H coordinate	



GOP2G_0	Register (Bank = 3!	5, Sub-	Bank = 03)	
Index (Absolute)	Mnemonic	Bit	Description	
32h	REG6AC9	7:0	Default : 0x00	Access : R/W
(6AC9h)	-	7:4	Reserved.	
	STRCH_HST[11:8]	3:0	See description of '6AC8h'.	
34h	REG6AD0	7:0	Default : 0x00	Access : R/W
(6AD0h)	STRCH_VST[7:0]	7:0	Stretch Window V coordinate.	
34h	REG6AD1	7:0	Default : 0x00	Access : R/W
(6AD1h)	-	7:3	Reserved.	~0
	STRCH_VST[10:8]	2:0	See description of '6AD0h'.	O
7Eh	REG6BF8	7:0	Default : 0x00	Access : R/W
(6BF8h)	-	7:2	Reserved.	
	GOPG0_MUX[1:0]	1:0	GOP GWIN output layer0 select.	
			1: GOP2G.	
			Others: Reserved.	
7Fh	REG6BFC	7:0	Default: 0x00	Access : RO, R/W
(6BFCh)	-	7:6	Reserved.	
	GOP2G_INT	5	GOP2G INT FLAG.	
	-	4:3	Reserved.	
	GOP_BNK[2:0]	2:0	GOP BANK select.	
			3: GOP2G_0.	
	69 0		4: GOP2G_1. Others: Reserved.	
7Eh	DECEDED.	7:0		Access LPO P/W
7Fh (6BFDh)	REG6BFD	<b>7:0</b> 7:6	Reserved.	Access: RO, R/W
W 0	GOP2G_WR_ACK	5	GOP2G register write ACK.	
6	GOF ZO_VIN_ACK	4	Reserved.	
	GOP_FCLR			
		3	GOP FIFO flag clear.	for write (Cyne
60	GOP_BK_WR	2	GOP selected bank double buf With Vsync).	TEL WITTE (SYITE.
	GOP_FWR	1	GOP Registers force write in.	
	GOP_WR	0	GOP all banks double buffer w	vrite (Sync
	GOF_WIK		With Vsync).	inc (Sync.



GOP2G_1 Register (Bank = 35, Sub-Bank = 04)

GOP2G_1	L Register (Bank = 35,	Sub-Ba	ank = 04)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG6A00	7:0	Default : 0x00	Access : R/W
(6A00h)	GWINO_DTYPE[3:0]	7:4	GWINO Source Data Type.  0: RGB1555 / Blink mode.  1: RGB565.  2: ARGB4444.  3: 2266.  4: 8- bit palette.  5: ARGB8888.  8: RGB1555/ YUV422.  9: YUV422. Each GWIN only one data type Data wid.	be, the gwins with different
	-	3:1	Reserved.	
	GWIN0_EN	0	Graphic window 0 Enable.	
(61041)	REG6A01	7:0	Default : 0x00	Access : R/W
	GWINO_TILE_MD	7	Tile mode for GE3D and GE data format.  0: Linear; 1: Tile mode.	
	GWINO_ALPHA_EN	6	GWINO alpha_enable. 1: Pixel alpha, 0: constant alp	oha.
	GWIN0_ALPHA[5:0]	5:0	GWIN0 constant alpha.  Img_Pix =Case. 0: SRC_PIX. 63: GWIN_PIX. Others :( alpha * GWIN_PIX + (64-alpha) * SRC_PIX)/64.	
01h	REG6A04	7:0	Default : 0x00	Access : R/W
(6A04h)	DRAM_RBLK0_STR[7:0]	7:0	Ring Block start address in dr Unit 1 word.	ram for GWIN0 read out.
01h	REG6A05	7:0	Default : 0x00	Access : R/W
(6A05h)	DRAM_RBLK0_STR[15:8]	7:0	See description of '6A04h'.	
02h	REG6A08	7:0	Default : 0x00	Access : R/W
(6A08h)	DRAM_RBLK0_STR[23:16]	7:0	See description of '6A04h'.	
02h	REG6A09	7:0	Default : 0x00	Access : R/W
(6A09h)	-	7:2	Reserved.	
	DRAM_RBLK0_STR[25:24]	1:0	See description of '6A04h'.	
04h	REG6A10	7:0	Default : 0x00	Access : R/W



GOP2G_1	110027 L <mark>Register (Bank = 35</mark> ,	, Sub-Ba	ank = 04)	
Index (Absolute)	Mnemonic	Bit	Description	
(6A10h)	GWIN0_HSTR[7:0]	7:0	The horizontal start pixel of [GWIN0. Unit: 1 word pixels.	Display Image for.
04h	REG6A11	7:0	Default: 0x00	Access : R/W
(6A11h)	-	7:2	Reserved.	
	GWIN0_HSTR[9:8]	1:0	See description of '6A10h'.	•
05h	REG6A14	7:0	Default : 0x00	Access: R/W
(6A14h)	GWIN0_HEND[7:0]	7:0	The horizontal end pixel of D GWIN0. Unit: 1 word pixels.	isplay Image for.
05h	REG6A15	7:0	Default : 0x00	Access : R/W
(6A15h)	-	7:2	Reserved.	
	GWIN0_HEND[9:8]	1:0	See description of '6A14h'.	
06h	REG6A18	7:0	Default: 0x00	Access : R/W
(6A18h)	GWIN0_VSTR[7:0]	7:0	The vertical start line of Display Image for GWIN0 Unit: 1 line.	
06h	REG6A19	7:0	Default: 0x00	Access : R/W
(6A19h)	-	7:3	Reserved.	
	GWIN0_VSTR[10:8]	2:0	See description of '6A18h'.	
08h	REG6A20	7:0	Default : 0x00	Access : R/W
(6A20h)	GWIN0_VEND[7:0]	7:0	The vertical end line of Displa Unit: 1 line.	ay Image for GWIN0
08h	REG6A21	7:0	Default : 0x00	Access : R/W
(6A21h)	- ~ ~ ~ ~	7:3	Reserved.	
5	GWIN0_VEND[10:8]	2:0	See description of '6A20h'.	
09h	REG6A24	7:0	Default : 0x00	Access : R/W
(6A24h)	RBLK0_HSIZE[7:0]	7:0	Ring Block0 line size.	
09h	REG6A25	7:0	Default : 0x00	Access : R/W
(6A25h)		7:2	Reserved.	
	RBLK0_HSIZE[9:8]	1:0	See description of '6A24h'.	
16h	REG6A58	7:0	Default : 0x00	Access : R/W
(6A58h)	-	7	Reserved.	
	GWIN0_FADE_INC	6	FADE IN/OUT 1: stronger; 0:	weaker.
	GWIN0_FADE_INI	5	FADE Initial.	



GOP2G_1	l <mark>Register (Bank = 35, \$</mark>	Sub-Ba	ank = 04)	
Index (Absolute)	Mnemonic	Bit	Description	
	GWIN0_FADE_EN	4	FADE enable.	
	GWIN0_FADE0_RATE[3:0]	3:0	FADE frame rate for GWIN0.	
20h	REG6A80	7:0	Default: 0x00	Access : R/W
(6A80h)	GWIN1_DTYPE[3:0]	7:4	GWIN1 Source Data Type.	
	-	3:1	Reserved.	
	GWIN1_EN	0	Graphic window 1 Enable.	
20h	REG6A81	7:0	Default: 0x00	Access : R/W
(6A81h)	GWIN1_TILE_MD	7	Tile mode for GE3D and GE of	d <mark>ata format.</mark>
	GWIN1_ALPHA_EN	6	GWIN1 alpha_enable. 1: Pixel alpha 0: constant alpha.	
	GWIN1_ALPHA[5:0]	5:0	GWIN1 constant alpha.	
21h	REG6A84	7:0	Default: 0x00	Access : R/W
(6A84h)	DRAM_RBLK1_STR[7:0]	7:0	Ring Block start address in dram for GWIN1 read ou Unit: 1 word.	
F	REG6A85	7:0	Default: 0x00	Access : R/W
(6A85h)	DRAM_RBLK1_STR[15:8]	7:0	See description of '6A84h'.	
22h	REG6A88	7:0	Default: 0x00	Access : R/W
(6A88h)	DRAM_RBLK1_STR[23:16]	7:0	See description of '6A84h'.	
22h	REG6A89	7:0	Default : 0x00	Access : R/W
(6A89h)	- 60'0'	7:2	Reserved.	
	DRAM_RBLK1_STR[25:24]	1:0	See description of '6A84h'.	
24h	REG6A90	7:0	Default : 0x00	Access : R/W
(6A90h)	GWIN1_HSTR[7:0]	7:0	The horizontal start pixel of [GWIN1. Unit: 1 word pixels.	Display Image for.
24h	REG6A91	7:0	Default : 0x00	Access : R/W
(6A91h)		7:2	Reserved.	,
1	GWIN1_HSTR[9:8]	1:0	See description of '6A90h'.	
25h	REG6A94	7:0	Default : 0x00	Access : R/W
(6A94h)	GWIN1_HEND[7:0]	7:0	The horizontal end pixel of Display Image for. GWIN1. Unit: 1 word pixels.	
25h	REG6A95	7:0	Default : 0x00	Access : R/W
(6A95h)	-	7:2	Reserved.	



Doc. No.: 2011010027  GOP2G_1 Register (Bank = 35, Sub-Bank = 04)					
Index (Absolute)	Mnemonic	Bit	Description		
	GWIN1_HEND[9:8]	1:0	See description of '6A94h'.		
26h	REG6A98	7:0	Default: 0x00	Access : R/W	
(6A98h)	GWIN1_VSTR[7:0]	7:0	The vertical start line of Display Image for GWIN1. Unit: 1 line.		
26h	REG6A99	7:0	Default: 0x00	Access : R/W	
(6A99h)	-	7:3	Reserved.		
	GWIN1_VSTR[10:8]	2:0	See description of '6A98h'.	~O*'	
28h	REG6AA0	7:0	Default: 0x00	Access : R/W	
(6AA0h)	GWIN1_VEND[7:0]	7:0	The vertical end line of Displa Unit: 1 line.	ay Image for GWIN1	
28h	REG6AA1	7:0	Default : 0x00	Access : R/W	
(6AA1h)	-	7:3	Reserved.		
	GWIN1_VEND[10:8]	2:0	See description of '6AA0h'.		
<u> </u>	REG6AA4	7:0	Default: 0x00	Access : R/W	
(6AA4h)	RBLK1_HSIZE[7:0]	7:0	Ring Block1 line size.		
	REG6AA5	7:0	Default: 0x00	Access : R/W	
(6AA5h)	-	7:2	Reserved.		
	RBLK1_HSIZE[9:8]	1:0	See description of '6AA4h'.		
36h	REG6AD8	7:0	Default : 0x00	Access : R/W	
(6AD8h)	- 60'0'	7	Reserved.		
	GWIN1_FADE_INC	6	FADE IN/OUT 1: stronger; 0:	weaker.	
	GWIN1_FADE_INI	5	FADE Initial.		
W (	GWIN1_FADE_EN	4	FADE enable.		
6	GWIN1_FADE_RATE[3:0]	3:0	FADE frame rate for GWIN1.		
7Eh	REG6BF8	7:0	Default : 0x00	Access : R/W	
(6BF8h)	-	7:2	Reserved.		
80	GOPG0_MUX[1:0]	1:0	GOP GWIN output layer0 sele	ect.	
			1: GOP2G.		
754	DECCREC	7-0	Others: Reserved.	A PO D (W	
7Fh (6BFCh)	REG6BFC	7:0	Default : 0x00	Access : RO, R/W	
(00:01)	CODAC INT	7:6	Reserved.		
	GOP2G_INT	5	GOP2G INT FLAG.		
	-	4:3	Reserved.		

Doc. No.: 2011010027 - 420 - 1/5/2011



Index (Absolute)	Mnemonic	Bit	Description	
	GOP_BNK[2:0]	2:0	GOP BANK select. 3: GOP2G_0. 4: GOP2G_1. Others: Reserved.	٨٥.
7Fh (6BFDh)	REG6BFD	7:0	Default : 0x00	Access : RO, R/W
	-	7:6	Reserved.	
	GOP2G_WR_ACK	5	GOP2G register write ACK.	0+1
	-	4	Reserved.	
	GOP_FCLR	3	GOP FIFO flag clear.	
GOP_BK_WR		2	GOP selected bank double but With Vsync).	uffer write (Sync.
	GOP_FWR	1	GOP Registers force write in.	
	GOP_WR	0	GOP all banks double buffer With Vsync).	write (Sync.

GE Register (Bank = 36)

<b>GE Registe</b>	GE Register (Bank = 36)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG6C00	7:0	Default : 0x03	Access : R/W		
(6C00h)	EN_GE_DCK	7	Enable Destination Color Key # 1'b0: Disable. # 1'b1: Enable.			
	EN_GE_SCK	6	Enable Source Color Key. # 1'b0: Disable. # 1'b1: Enable.	c.O.1		
	EN_GE_ROP	5	Enable ROP2. # 1'b0: Disable (This is equa # 1'b1: Enable.	I to set reg_pe_rop2 = 4'hc).		
	-	4:3	Reserved.			
	EN_GE_ABL	2	Enable Alpha Blending. # 1'b0: Disable. # 1'b1: Enable.			
	EN_GE_DITHER	1	Enable Dither. # 1'b0: Disable. # 1'b1: Enable.			
	EN_GE	0	Enable Pixel Engine. # 1 'b0: Disable and Reset to # 1 'b1: Enable.	o the Initial State.		
00h	REG6C01	7:0	Default : 0x00	Access : R/W		
(6C01h)	-	7:5	Reserved.			
EXO.	EN_GE_DSTAC	4	Enable Destination Alpha Cor # 1'b0: Disable. # 1'b1: Enable.	mparison.		
COL	EN_GE_ALPHA_CMP	3	Enable Alpha Comparison. # 1'b0: Disable. # 1'b1: Enable.			
		2	Reserved.			
	EN_GE_RANDOM_NOISE	1	Enable Random Noise. # 1'b0: Disable. # 1'b1: Enable.			
	EN_GE_LPT	0	Enable Line Pattern Test. # 1'b0: Disable. # 1'b1: Enable.			



GE Register (Bank = 36)**Index Mnemonic Bit Description** (Absolute) 01h REG6C04 7:0 Default: 0x01 Access: R/W (6C04h) EN_GE_LENGTH_LIMIT 7 Enable Length Limitation. # 1'b0: Disable. # 1'b1: Enable. EN_GE_ITC 6 Enable Italic Font. # 1'b0: Disable. # 1'b1: Enable. EN GE CLIP CHK Fnable Clinning Check

	EN_GE_CLIP_CHK	5	# 1'b0: Disable. # 1'b1: Enable.	
	-	4:1	Reserved.	
	EN_GE_CMQ	0	Enable Command Que # 1'b0: Disable Comm # 1'b1: Enable.	
01h	REG6C05	7:0	Default: 0x00	Access: R/W
(6C05h)	-	7:2	Reserved.	
	EN_GE_D_TILE_ADDR		Enable Destination Tile # 1'b0: Disable. # 1'b1: Enable.	e (Swizzle) Address Mode.
EN _.	EN_GE_S_TILE_ADDR	0	Enable Source Tile (Swizzle) Address Mode. # 1'b0: Disable. # 1'b1: Enable.	
03h	REG6C0C	7:0	Default : 0x00	Access : R/W
(6C0Ch)	(- ,6) V	7:5	Reserved.	
*0	GE_STBB_TH[4:0]	4:0	Reading Source Threshold.	
0Fh	REG6C3C	7:0	Default : 0x00	Access : R/W
(6C3Ch)	GE_TAG[7:0]	7:0	Tag Register.	
0Fh	REG6C3D	7:0	Default : 0x00	Access : R/W
(6C3Dh)	GE_TAG[15:8]	7:0	See description of '6C3	BCh'.
10h	REG6C40	7:0	Default : 0x0C	Access : R/W
(6C40h)	-	7:4	Reserved.	
	GE_ROP2[3:0]	3:0	Raster Operation ROP2	2.
11h	REG6C44	7:0	Default : 0x00	Access : R/W
(6C44h)	-	7:4	Reserved.	



GE Register	(Bank = 36)				
Index (Absolute)	Mnemonic	Bit	Description		
	GE_ABL_COEF[3:0]	3:0	2. # 4'h5: ((Asrc * Acon) * Csrc (1-(Asrc*Acon))) / (Asrc*Acon)	c + (1-(Asrc*Acon)) * Cdst) / c + Adst * Cdst * on) + Adst * (1-Asrc * Acon)). c * (1-Adst) + Adst * Cdst) / odst). t.	
12h	REG6C49	7:0	Default : 0x00	Access : R/W	
(6C49h)		7:3	Reserved.		
Stat	GE_DB_ABL[2:0]	2:0	Alpha value of Writing to Des Key.  # 3'b000: reg_pe_abl_const.  # 3'b001: Asrc.  # 3'b010: Adst.  # 3'b101: Asrc * Acon.  # 3'b100: Asrc * Acon * Ads  # 3'b101: Adst - Adst * Asrc  # 3'b110: Asrc * Acon - Adst  # 3'b111: Asrc * Acon - Adst  # Others: Reserved.	t. * Acon. t * Asrc * Acon.	
13h	REG6C4C	7:0	Default : 0x00	Access : R/W	
(6C4Ch)	GE_ABL_CONST[7:0]	7:0	Constant Color Register for Alpha Blending.		
14h	REG6C50	7:0	Default : 0x00	Access : R/W	



19h

(6C64h)

REG6C64

GE_DCK_HTH[23:16]

Semicor Doc. No.: 201101	nductor <b>2002</b>			
<b>GE Regist</b>	er (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
(6C50h)	GE_SCK_HTH[7:0]	7:0	Source Color Key High Threshold. The index mode of 8bit or 16bit, high threshold and low threshold must the same. # [7:0] 8bit Palette. # [15:0] 16bit Index Mode. # [31:0] ARGB8888.	
14h	REG6C51	7:0	Default : 0x00	Access : R/W
(6C51h)	GE_SCK_HTH[15:8]	7:0	See description of '6C50h'.	~O'
15h	REG6C54	7:0	Default : 0x00	Access : R/W
(6C54h)	GE_SCK_HTH[23:16]	7:0	See description of '6C50h'.	
15h	REG6C55	7:0	Default : 0x00	Access : R/W
(6C55h)	GE_SCK_HTH[31:24]	7:0	See description of '6C50h'.	
16h	REG6C58	7:0	Default : 0x00	Access : R/W
	GE_SCK_LTH[7:0]	7:0	Source Color Key Low Threshold. The index mode of 8bit or 16bit, high threshold and threshold must the same. # [7:0] 8bit Palette. # [15:0] 16bit Index Mode. # [31:0] ARGB8888.	
16h	REG6C59	7:0	Default : 0x00	Access : R/W
(6C59h)	GE_SCK_LTH[15:8]	7:0	See description of '6C58h'.	
17h	REG6C5C	7:0	Default : 0x00	Access : R/W
(6C5Ch)	GE_SCK_LTH[23:16]	7:0	See description of '6C58h'.	<b>-</b>
17h	REG6C5D	7:0	Default : 0x00	Access : R/W
(6C5Dh)	GE_SCK_LTH[31:24]	7:0	See description of '6C58h'.	
18h	REG6C60	7:0	Default : 0x00	Access : R/W
(6C60h)	GE_DCK_HTH[7:0]	7:0	Destination Color Key High Threshold.  The index mode of 8bit or 16bit, high threshold and low threshold must the same.  # [7:0] 8bit Palette.  # [15:0] 16bit Index Mode.  # [31:0] ARGB8888.	
18h	REG6C61	7:0	Default : 0x00	Access : R/W
(6C61h)	GE_DCK_HTH[15:8]	7:0	See description of '6C60h'.	

7:0

7:0

Default: 0x00

See description of '6C60h'.

Access: R/W



GE Registe	er (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
19h	REG6C65	7:0	Default : 0x00	Access : R/W
(6C65h)	GE_DCK_HTH[31:24]	7:0	See description of '6C60h'.	
1Ah	REG6C68	7:0	Default : 0x00	Access : R/W
(6C68h)	GE_DCK_LTH[7:0]	7:0	Destination Color Key Low T The index mode of 8bit or 10 threshold must the same. # [7:0] 8bit Palette. # [15:0] 16bit Index Mode. # [31:0] ARGB8888.	
1Ah	REG6C69	7:0	Default : 0x00	Access : R/W
(6C69h)	GE_DCK_LTH[15:8]	7:0	See description of '6C68h'.	1
1Bh	REG6C6C	7:0	Default : 0x00	Access: R/W
(6C6Ch)	GE_DCK_LTH[23:16]	7:0	See description of '6C68h'.	T
1Bh	REG6C6D	7:0	Default: 0x00	Access : R/W
(6C6Dh)	GE_DCK_LTH[31:24]	7:0	See description of '6C68h'.	T
1Ch	REG6C70	7:0	Default : 0x00	Access : R/W
(6C70h)	GE_DSTAC_MODE	7:6 5		
× O	GE_ALPHA_CMP_MODE	4	Alpha Compare Mode. # 1'b0: Maximum Alpha of S # 1'b1: Minimum Alpha of S	
5	77. 7.0	3:2	Reserved.	
401	GE_DCK_OP_MODE  1 Destination Color Key Operation Mode.  # 1'b0: If the color didn't equal to the decent will be replaced by source the first the color equal to the source of will replace by source color.		ual to the destination colored by source color.	
*	GE_SCK_OP_MODE	0	Source Color Key Operation # 1'b0: If the color equal to twill be replaced by destination # 1'b1: If the color didn't equal to the color will replace by destination.	the source color key, the color on color. Jual to the source color key,



Doc. No.: 2011010027  GE Register (Bank = 36)						
Index (Absolute)	Mnemonic	Bit	Description			
1Dh	REG6C74	7:0	Default : 0x00	Access : R/W		
(6C74h)	GE_DSTAC_HTH[7:0]	7:0	Destination Alpha Comparison Value High Threshold.			
1Dh	REG6C75	7:0	Default : 0x00	Access : R/W		
(6C75h)	GE_DSTAC_LTH[7:0]	7:0	Destination Alpha Compariso	on Value Low Threshold.		
1Fh	REG6C7C	7:0	Default : 0x00	Access : R/W		
(6C7Ch)	GE_DB_YUV_FM[1:0]	7:6	YUV destination 422 format. # 2'h0: CbY1CrY0. # 2'h1: CrY1CbY0. # 2'h2: Y1CbY0Cr. # 2'h3: Y1CrY0Cb.			
	GE_SB_YUV_FM[1:0]	5:4	YUV source 422 format. # 2'h0: CbY1CrY0. # 2'h1: CrY1CbY0. # 2'h2: Y1CbY0Cr. # 2'h3: Y1CrY0Cb.			
	GE_YUV_IN	3	# 1'h0: UV 0~255. # 1'h1: UV -128~127.			
	GE_YUV_RANGE	2				
stat.	GE_DC_CSC_FM[1:0]	1:0	# 2'h0: Computer Mode (Y-2 # 2'h1: CSC to 0~255.	nat for Decode (RGB to YUV). > 16~235, UV -> 0~240).  nat for Decode (YUV to RGB).		
20h	REG6C80	7:0	Default : 0x00	Access : R/W		
(6C80h)	GE_SB_BASE[7:0]	7:0	Base Address of Graphics Engine Source Buffer. The Unit of Base Address is Byte. The start of Source Buffer storage must be 8bit alignment			
20h	REG6C81	7:0	Default : 0x00	Access : R/W		
(6C81h)	GE_SB_BASE[15:8]	7:0	See description of '6C80h'.			
21h	REG6C84	7:0	Default : 0x00	Access : R/W		
(6C84h)	GE_SB_BASE[23:16]	7:0	See description of '6C80h'.			
21h	REG6C85	7:0	Default : 0x00	Access : R/W		



GE Registe	GE Register (Bank = 36)					
Index (Absolute)	Mnemonic	Bit	Description			
(6C85h)	-	7:3	Reserved.			
	GE_SB_BASE[26:24]	2:0	See description of '6C80h'.			
26h	REG6C98	7:0	Default : 0x00	Access : R/W		
(6C98h)	GE_DB_BASE[7:0]	7:0	Base Address of Graphics En The Unit of Base is Byte. The Destination Buffer storage			
26h	REG6C99	7:0	Default : 0x00	Access : R/W		
(6C99h)	GE_DB_BASE[15:8]	7:0	See description of '6C98h'.			
27h	REG6C9C	7:0	Default : 0x00	Access : R/W		
(6C9Ch)	GE_DB_BASE[23:16]	7:0	See description of '6C98h'.			
27h	REG6C9D	7:0	Default : 0x00	Access : R/W		
(6C9Dh)	-	7:3	Reserved.			
	GE_DB_BASE[26:24]	2:0	See description of '6C98h'.			
30h	REG6CC0	7:0	Default: 0x00	Access : R/W		
(6CC0h)	GE_SB_PIT[7:0]	7:0	Pitch of Graphics Engine Source Buffer. The Unit of Pitch is Byte.  1. In I1,I2,I4 modes, the pitch must be 8 bits alignment. 2. In other modes, the pitch must be 32bits alignment.			
30h	REG6CC1	7:0	Default : 0x00	Access : R/W		
(6CC1h)	D 6	7:6	Reserved.	,		
	GE_SB_PIT[13:8]	5:0	See description of '6CC0h'.			
33h	REG6CCC	7:0	Default: 0x00	Access : R/W		
(6CCCh)	GE_DB_PIT[7:0]	7:0	Pitch of Graphics Engine Des	stination Buffer.		
			The unit of pitch is byte, but the pitch must 32bits alignment.			
33h	REG6CCD	7:0	Default : 0x00	Access : R/W		
(6CCDh)	-	7:6	Reserved.			
	GE_DB_PIT[13:8]	5:0	See description of '6CCCh'.	T		
34h	REG6CD0	7:0	Default : 0x00	Access : R/W		
(6CD0h)	-	7:4	Reserved.			



GE Register	GE Register (Bank = 36)					
Index (Absolute)	Mnemonic	Bit	Description			
	GE_SB_FM[3:0]	3:0	Format of Graphics Engine Source Buffer. # 4'h0: 1 bit Intensity 1. # 4'h1: 2 bits, Intensity 2. # 4'h2: 4 bits, Intensity 4. # 4'h4: 8 bits, Palette 8. # 4'h6: 16 bits, FaBaFgBg2266[15:0]. # 4'h7: 16 bits, 1ABFgBg12355[15:0]. # 4'h8: 16 bits, RGB565[15:0]. # 4'h9: 16 bits, ARGB1555[15:0]. # 4'ha: 16 bits, ARGB4444[15:0]. # 4'hb: 16 bits, 1BAAFgBg123433[15:0]. # 4'h6: 16 bits, YUYV422[15:0]. # 4'hf: 32 bits, ARGB8888[31:0]. Others: Reserved.			
34h	REG6CD1	7:0	Default: 0x00	Access : R/W		
(6CD1h)	-	7:4	Reserved.			
	GE_DB_FM[3:0]	3:0	Format of Graphics Engine Destination Buffer. # 4'h4: 8 bits Palette 8. # 4'h6: 16 bits, FaBaFgBg2266[15:0]. # 4'h7: 16 bits, 1ABFgBg12355[15:0]. # 4'h8: 16 bits, RGB565[15:0]. # 4'h9: 16 bits, 0RGB1555[15:0]. # 4'ha: 16 bits, ARGB4444[15:0]. # 4'hb: 16 bits, 1BA1A2FgBg123433[15:0]. # 4'he: 16 bits, YUYV422[15:0]. # 4'hf: ARGB88888[31:0].			
35h	REG6CD4	7:0	Default : 0x00	Access : R/W		
(6CD4h)	GE_I0_C[7:0]	7:0	Intensity 0 color for ge source buffer in I format. # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (123433). # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.			
35h	REG6CD5	7:0	Default : 0x00	Access : R/W		
(6CD5h)	GE_I0_C[15:8]	7:0	See description of '6CD4h'.			
36h	REG6CD8	7:0	Default : 0x00	Access : R/W		
(6CD8h)	GE_I0_C[23:16]	7:0	See description of '6CD4h'.			



semiconductor  Doc. No.: 2011010027					
<b>GE Registe</b>	r (Bank = 36)				
Index (Absolute)	Mnemonic	Bit	Description		
36h	REG6CD9	7:0	Default : 0x00	Access : R/W	
(6CD9h)	GE_I0_C[31:24]	7:0	See description of '6CD4h'.		
37h	REG6CDC	7:0	Default : 0x00	Access : R/W	
(6CDCh)	GE_I1_C[7:0]	7:0	Intensity 1 color for ge source # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.		
37h	REG6CDD	7:0	Default : 0x00	Access : R/W	
(6CDDh)	GE_I1_C[15:8]	7:0	See description of '6CDCh'.		
38h	REG6CE0	7:0	Default : 0x00	Access : R/W	
(6CE0h)	GE_I1_C[23:16]	7:0	See description of '6CDCh'.	T	
38h	REG6CE1	7:0	Default: 0x00	Access : R/W	
(6CE1h)	GE_I1_C[31:24]	7:0	See description of '6CDCh'.		
39h	REG6CE4	7:0	Default : 0x00	Access : R/W	
(6CE4h)	GE_I2_C[7:0]	7:0	Intensity 2 color for ge source # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.		
39h	REG6CE5	7:0	Default : 0x00	Access : R/W	
(6CE5h)	GE_I2_C[15:8]	7:0	See description of '6CE4h'.		
3Ah	REG6CE8	7:0	Default : 0x00	Access : R/W	
(6CE8h)	GE_I2_C[23:16]	7:0	See description of '6CE4h'.	,	
3Ah	REG6CE9	7:0	Default : 0x00	Access : R/W	
(6CE9h)	GE_I2_C[31:24]	7:0	See description of '6CE4h'.	ı	
3Bh	REG6CEC	7:0	Default : 0x00	Access : R/W	
(6CECh)	GE_I3_C[7:0]	7:0	Intensity 3 color for ge source # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234) # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	33).	
3Bh	REG6CED	7:0	Default : 0x00	Access: R/W	



GE Register	r (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
(6CEDh)	GE_I3_C[15:8]	7:0	See description of '6CECh'.	
3Ch	REG6CF0	7:0	Default: 0x00	Access : R/W
(6CF0h)	GE_I3_C[23:16]	7:0	See description of '6CECh'.	
3Ch	REG6CF1	7:0	Default : 0x00	Access : R/W
(6CF1h)	GE_I3_C[31:24]	7:0	See description of '6CECh'.	
3Dh	REG6CF4	7:0	Default: 0x00	Access : R/W
(6CF4h)	GE_I4_C[7:0]	7:0	Intensity 4 color for ge source # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234) # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	
3Dh	REG6CF5	7:0	Default: 0x00	Access : R/W
(6CF5h)	GE_I4_C[15:8]	7:0	See description of '6CF4h'.	
3Eh	REG6CF8	7:0	Default: 0x00	Access : R/W
(6CF8h)	GE_I4_C[23:16]	7:0	See description of '6CF4h'.	
3Eh	REG6CF9	7:0	Default: 0x00	Access : R/W
(6CF9h)	GE_I4_C[31:24]	7:0	See description of '6CF4h'.	
3Fh	REG6CFC	7:0	Default : 0x00	Access : R/W
(6CFCh)	GE_I5_C[7:0]	7:0	Intensity 5 color for ge source # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	
3Fh	REG6CFD	7:0	Default : 0x00	Access : R/W
(6CFDh)	GE_I5_C[15:8]	7:0	See description of '6CFCh'.	
40h	REG6D00	7:0	Default : 0x00	Access : R/W
(6D00h)	GE_I5_C[23:16]	7:0	See description of '6CFCh'.	
40h	REG6D01	7:0	Default : 0x00	Access : R/W
(6D01h)	GE_I5_C[31:24]	7:0	See description of '6CFCh'.	
41h	REG6D04	7:0	Default : 0x00	Access : R/W

Access: R/W

Access: R/W

Access: R/W

1/5/2011



44h

45h

45h

(6D15h)

(6D11h)

(6D14h)

REG6D11

REG6D14

REG6D15

GE_I8_C[15:8]

GE_I8_C[7:0]

GE_I7_C[31:24]

Doc. No.: 2011010027  GE Register (Bank = 36)				
Index (Absolute)	Mnemonic	Bit	Description	
(6D04h)	GE_I6_C[7:0]	7:0	Intensity 6 color for ge source buffer in I format. # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (123433). # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	
41h	REG6D05	7:0	Default : 0x00	Access : R/W
(6D05h)	GE_I6_C[15:8]	7:0	See description of '6D04h'.	<b>6 0 1</b>
42h (6D08h)	REG6D08	7:0	Default : 0x00	Access : R/W
	GE_I6_C[23:16]	7:0	See description of '6D04h'.	
42h (6D09h)	REG6D09	7:0	Default : 0x00	Access : R/W
	GE_I6_C[31:24]	7:0	See description of '6D04h'.	
43h (6D0Ch)	REG6D0C	7:0	Default : 0x00	Access: R/W
	GE_I7_C[7:0]	7:0	Intensity 7 color for ge source buffer in I format. # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (123433). # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	
43h (6D0Dh)	REG6D0D	7:0	Default : 0x00	Access : R/W
	GE_I7_C[15:8]	7:0	See description of '6D0Ch'.	
44h (6D10h)	REG6D10	7:0	Default : 0x00	Access : R/W
	GE_I7_C[23:16]	7:0	See description of '6D0Ch'.	

 46h
 REG6D18
 7:0
 Default: 0x00
 Access: R/W

 (6D18h)
 GE_I8_C[23:16]
 7:0
 See description of '6D14h'.

7:0

7:0

7:0

7:0

7:0

7:0

Default: 0x00

Default: 0x00

# [31:0] ARGB8888.

# [7:0] 8bit Palette.

See description of '6D14h'.

Default: 0x00

See description of '6D0Ch'.

# [15:0] 1BA1A2FgBg (123433). # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266).

Intensity 8 color for ge source buffer in I format.



GE Register	Doc. No.: 2011010027  GE Register (Bank = 36)				
Index (Absolute)	Mnemonic	Bit	Description		
46h	REG6D19	7:0	Default : 0x00	Access : R/W	
(6D19h)	GE_I8_C[31:24]	7:0	See description of '6D14h'.		
47h	REG6D1C	7:0	Default: 0x00	Access : R/W	
(6D1Ch)	GE_I9_C[7:0]	7:0	Intensity 9 color for ge source # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.		
47h	REG6D1D	7:0	Default : 0x00	Access : R/W	
(6D1Dh)	GE_I9_C[15:8]	7:0	See description of '6D1Ch'.		
48h	REG6D20	7:0	Default : 0x00	Access : R/W	
(6D20h)	GE_I9_C[23:16]	7:0	See description of '6D1Ch'.	T	
48h	REG6D21	7:0	Default: 0x00	Access : R/W	
(6D21h)	GE_I9_C[31:24]	7:0	See description of '6D1Ch'.	T	
49h	REG6D24	7:0	Default : 0x00	Access: R/W	
(6D24h)	GE_I10_C[7:0]	7:0	Intensity 10 color for ge sou # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.		
49h	REG6D25	7:0	Default : 0x00	Access : R/W	
(6D25h)	GE_I10_C[15:8]	7:0	See description of '6D24h'.		
4Ah	REG6D28	7:0	Default : 0x00	Access : R/W	
(6D28h)	GE_I10_C[23:16]	7:0	See description of '6D24h'.		
4Ah	REG6D29	7:0	Default : 0x00	Access : R/W	
(6D29h)	GE_I10_C[31:24]	7:0	See description of '6D24h'.		
4Bh	REG6D2C	7:0	Default : 0x00	Access : R/W	
(6D2Ch)	GE_I11_C[7:0]	7:0	Intensity 11 color for ge sou # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	33).	
4Bh	REG6D2D	7:0	Default: 0x00	Access: R/W	



	Doc. No.: 2011010027  GE Register (Bank = 36)					
Index (Absolute)	Mnemonic	Bit	Description			
(6D2Dh)	GE_I11_C[15:8]	7:0	See description of '6D2Ch'.			
4Ch	REG6D30	7:0	Default: 0x00	Access : R/W		
(6D30h)	GE_I11_C[23:16]	7:0	See description of '6D2Ch'.			
4Ch	REG6D31	7:0	Default: 0x00	Access : R/W		
(6D31h)	GE_I11_C[31:24]	7:0	See description of '6D2Ch'.			
4Dh	REG6D34	7:0	Default: 0x00	Access : R/W		
(6D34h)	GE_I12_C[7:0]	7:0	Intensity 12 color for ge south [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234) # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.			
4Dh	REG6D35	7:0	Default : 0x00	Access : R/W		
(6D35h)	GE_I12_C[15:8]	7:0	See description of '6D34h'.			
4Eh	REG6D38	7:0	Default : 0x00	Access : R/W		
(6D38h)	GE_I12_C[23:16]	7:0	See description of '6D34h'.			
4Eh	REG6D39	7:0	Default: 0x00	Access : R/W		
(6D39h)	GE_I12_C[31:24]	7:0	See description of '6D34h'.			
4Fh	REG6D3C	7:0	Default : 0x00	Access : R/W		
(6D3Ch)	GE_I13_C[7:0]	7:0	Intensity 13 color for ge sour # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.			
4Fh	REG6D3D	7:0	Default : 0x00	Access : R/W		
(6D3Dh)	GE_I13_C[15:8]	7:0	See description of '6D3Ch'.			
50h	REG6D40	7:0	Default : 0x00	Access : R/W		
(6D40h)	GE_I13_C[23:16]	7:0	See description of '6D3Ch'.			
50h	REG6D41	7:0	Default: 0x00	Access : R/W		
50h (6D41h)	<b>REG6D41</b> GE_I13_C[31:24]	<b>7:0</b> 7:0	See description of '6D3Ch'.	Access : R/W		



<b>GE Registe</b>	er (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
(6D44h)	GE_I14_C[7:0]	7:0	Intensity 14 color for ge sou # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (1234 # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	433).
51h	REG6D45	7:0	Default : 0x00	Access : R/W
(6D45h)	GE_I14_C[15:8]	7:0	See description of '6D44h'.	~ O '
52h	REG6D48	7:0	Default : 0x00	Access : R/W
(6D48h)	GE_I14_C[23:16]	7:0	See description of '6D44h'.	
52h	REG6D49	7:0	Default : 0x00	Access : R/W
(6D49h)	GE_I14_C[31:24]	7:0	See description of '6D44h'.	
53h	REG6D4C	7:0	Default : 0x00	Access : R/W
	GE_I15_C[7:0]	7:0	Intensity 15 color for ge source buffer in I format. # [31:0] ARGB8888. # [15:0] 1BA1A2FgBg (123433). # [15:0] 1ABFgBg (12355). # [15:0] FaBaFgBg (2266). # [7:0] 8bit Palette.	
53h	REG6D4D	7:0	Default : 0x00	Access : R/W
(6D4Dh)	GE_I15_C[15:8]	7:0	See description of '6D4Ch'.	
54h	REG6D50	7:0	Default : 0x00	Access : R/W
(6D50h)	GE_I15_C[23:16]	7:0	See description of '6D4Ch'.	
54h	REG6D51	7:0	Default : 0x00	Access : R/W
(6D51h)	GE_I15_C[31:24]	7:0	See description of '6D4Ch'.	
55h	REG6D54	7:0	Default : 0x00	Access : R/W
(6D54h)	GE_CLIP_LEFT[7:0]	7:0	2D Clipping Window Left Se	tting.
55h	REG6D55	7:0	Default : 0x00	Access : R/W
(6D55h)		7:3	Reserved.	
	GE_CLIP_LEFT[10:8]	2:0	See description of '6D54h'.	
56h	REG6D58	7:0	Default : 0xD0	Access: R/W
(6D58h)	GE_CLIP_RIGHT[7:0]	7:0	2D Clipping Window Right S	etting.
56h	REG6D59	7:0	Default : 0x02	Access: R/W
(6D59h)	-	7:3	Reserved.	
	GE_CLIP_RIGHT[10:8]	2:0	See description of '6D58h'.	



GE Regist	GE Register (Bank = 36)				
Index (Absolute)	Mnemonic	Bit	Description		
57h	REG6D5C	7:0	Default : 0x00	Access : R/W	
(6D5Ch)	GE_CLIP_TOP[7:0]	7:0	2D Clipping Window Top Set	ting.	
57h	REG6D5D	7:0	Default : 0x00	Access : R/W	
(6D5Dh)	-	7:3	Reserved.		
	GE_CLIP_TOP[10:8]	2:0	See description of '6D5Ch'.		
58h	REG6D60	7:0	Default : 0x40	Access : R/W	
(6D60h)	GE_CLIP_BOT[7:0]	7:0	2D Clipping Window Bottom	Setting.	
58h	REG6D61	7:0	Default: 0x02	Access : R/W	
(6D61h)	-	7:3	Reserved.		
	GE_CLIP_BOT[10:8]	2:0	See description of '6D60h'.		
59h	REG6D64	7:0	Default : 0x00	Access : R/W	
(6D64h)	-	7:2	Reserved.		
	GE_ROT[1:0]	1:0	Coordinate Rotation Degree # 2'h0: 0°. # 2'h1: 90°. # 2'h2: 180°. # 2'h3: 270°.		
60h	REG6D81	7:0	Default: 0x00	Access : R/W	
(6D81h)	- 0	7:6	Reserved.		
	GE_RECT_CV	5	Rectangle Fill Vertical Color Type. # 1'b0: Constant Color Fill. # 1'b1: Gradient Color Fill.		
XO.	GE_RECT_CH	4	Rectangle Fill Horizontal Color # 1'b0: Constant Color Fill. # 1'b1: Gradient Color Fill.	or Type.	
COL	GE_LINE_C_TYGE	3			
	GE_PRI_Y_DIR	2	For Rectangle Fill and BitBlt: Primitive Drawing Direction i Destination. # 1'b0: Positive Direction: Fr # 1'b1: Negative Direction: Fr	n Y Coordinates for rom Top to Bottom.	



GE Registe	er (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
	GE_PRI_X_DIR	1	For Rectangle Fill and BitBlt: Primitive Drawing Direction i Destination. For Line Drawing: Primitive I Coordinates define in reg_pe # 1'b0: Positive Direction: Fi # 1'b1: Negative Direction: I	n X Coordinates for  Drawing Direction in Major  e_line_major.  rom Left to Right.
	GE_PRI_S_Y_DIR	0	For Rectangle Fill and BitBlt:.  Primitive Drawing Direction in Y Coordinates for Destination.  # 1'b0: Positive Direction: From Top to Bottom.  # 1'b1: Negative Direction: From Bottom to Top.	
61h	REG6D84	7:0	Default : 0x00	Access : R/W
(6D84h)	GE_LINE_DELTA[6:0]	7:1	7:1 (1) The delta value of minor direction for Line Dra (2) The x delta value for BitBlt (s1.12).	
	- 0 Reserved.		Reserved.	1
61h	REG6D85	7:0	Default : 0x00	Access : R/W
(6D85h)	GE_LINE_MAJOR	7	The major direction setting f # 1'b0: X is the major direct # 1'b1: Y is the major direct	ion.
	GE_LINE_DELTA[13:7]	6:0	See description of '6D84h'.	
62h	REG6D88	7:0	Default : 0x3F	Access : R/W
(6D88h)	GE_LPT_RPF[1:0]	7:6	Line Pattern Repeat Factor. # [7:6] 2'h0: Repeat Factor # [7:6] 2'h1: Repeat Factor # [7:6] 2'h2: Repeat Factor # [7:6] 2'h3: Repeat Factor	= 2. = 3.
40	GE_LPT[5:0]	5:0	5:0 Line Pattern. # [5:0]: Line Pattern. LSB will be used first.	
62h	REG6D89	7:0	Default : 0x00	Access : R/W
(6D89h)	-	7:2	Reserved.	
	GE_LINE_LAST	1	Line Last Pixel Control.  # 1'b0: Do Not Drawing the Last Pixel of Line.  # 1'b1: Drawing the Last Pixel of Line.	



200	No .	201	101	<b>0027</b>	

GE Registe	GE Register (Bank = 36)				
Index (Absolute)	Mnemonic	Bit	Description		
	GE_LPT_RST	0	Line Pattern Reset Control.  # A writing by 1'b1 will caus After the reset, HW will auto 1'b0.  # 1'b0: Do Not Reset Line Pa # 1'b1: Reset Line Pattern fo	matically set this bit back to attern for Line Drawing.	
63h	REG6D8C	7:0	Default : 0x00	Access : R/W	
(6D8Ch)	GE_LINE_LENGTH[7:0]	7:0	Line Length.	~ O '	
63h	REG6D8D	7:0	Default : 0x00	Access : R/W	
(6D8Dh)	-	7:4	Reserved.		
	GE_LINE_LENGTH[11:8]	3:0	See description of '6D8Ch'.		
66h	REG6D98	7:0	Default : 0x00	Access : R/W	
(6D98h)	GE_ITC_DIS[7:0]	7:0	Initial distance of the italic font.		
66h	REG6D99	7:0	Default: 0x00	Access : R/W	
(6D99h)	GE_ITC_LINE[7:0]	7:0	Initial line of the italic font.		
67h (6D9Ch)	REG6D9C	7:0	Default : 0x00	Access : R/W	
	-	7:5	Reserved.		
	GE_ITC_DELTA[4:0]	4:0	The delta value of Italic Bitbl	t (s1.3).	
68h	REG6DA0	7:0	Default : 0x00	Access : R/W	
(6DA0h)	GE_PRI_V0_X[7:0]	7:0	X0, Coordinate X of Primitive	Vertex 0 (s11).	
68h	REG6DA1	7:0	Default : 0x00	Access : R/W	
(6DA1h)	-	7:4	Reserved.		
	GE_PRI_V0_X[11:8]	3:0	See description of '6DA0h'.		
69h	REG6DA4	7:0	Default : 0x00	Access : R/W	
(6DA4h)	GE_PRI_V0_Y[7:0]	7:0	Y0, Coordinate Y of Primitive	Vertex 0 (s11).	
69h	REG6DA5	7:0	Default : 0x00	Access : R/W	
(6DA5h)		7:4	Reserved.		
	GE_PRI_V0_Y[11:8]	3:0	See description of '6DA4h'.		
6Ah	REG6DA8	7:0	Default : 0x00	Access : R/W	
(6DA8h)	GE_PRI_V1_X[7:0]	7:0	X1, Coordinate X of Primitive	e Vertex 1 (s11).	
6Ah	REG6DA9	7:0	Default : 0x00	Access : R/W	
(6DA9h)	-	7:4	Reserved.		
	GE_PRI_V1_X[11:8]	3:0	See description of '6DA8h'.		
6Bh	REG6DAC	7:0	Default : 0x00	Access : R/W	



**GE Register (Bank = 36) Mnemonic Index Bit Description** (Absolute) (6DACh) GE_PRI_V1_Y[7:0] 7:0 Y1, Coordinate Y of Primitive Vertex 1 (s11). 6Bh **REG6DAD** 7:0 Default: 0x00 Access: R/W (6DADh) 7:4 Reserved. GE_PRI_V1_Y[11:8] 3:0 See description of '6DACh'. 6Ch **REG6DB0** 7:0 Default: 0x00 Access: R/W (6DB0h) X2, Coordinate X of Primitive Vertex 2. GE_PRI_V2_X[7:0] 7:0 # Where Vertex 2 is used for the top-left corner pixel of BitBlt Source. (s11). 6Ch REG6DB1 7:0 Default: 0x00 Access: R/W (6DB1h) 7:3 Reserved. GE_PRI_V2_X[10:8] 2:0 See description of '6DB0h'. 6Dh REG6DB4 7:0 Default: 0x00 Access: R/W (6DB4h) GE_PRI_V2_Y[7:0] 7:0 Y2, Coordinate Y of Primitive Vertex 2. # Where Vertex 2 is used for the top-left corner pixel of BitBlt Source. (s11). 6Dh REG6DB5 7:0 Default: 0x00 Access: R/W (6DB5h) 7:3 Reserved. GE_PRI_V2_Y[10:8] 2:0 See description of '6DB4h'. 6Eh REG6DB8 7:0 Default: 0x00 Access: R/W (6DB8h) GE_STBB_S_W[7:0] 7:0 Bitblt Source Width. 6Eh REG6DB9 7:0 Default: 0x00 Access: R/W (6DB9h) 7:4 Reserved. GE_STBB_S_W[11:8] 3:0 See description of '6DB8h'. 6Fh **REG6DBC** 7:0 Default: 0x00 Access: R/W (6DBCh) GE_STBB_S_H[7:0] 7:0 Bitblt Source Height. Access: R/W 6Fh **REG6DBD** 7:0 Default: 0x00 (6DBDh) 7:4 Reserved. GE_STBB_S_H[11:8] See description of '6DBCh'. 3:0 7:0 Default: 0x00 Access: R/W 70h REG6DC0



Semicon	nductor		Tren	Initially Data Sheet Version 0.1
GE Registe	er (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
(6DC0h)	GE_PRI_B_ST[7:0]	7:0	Bst, Start Value of Primitive B Color.  1BAAFgBg123433 FgBg.  1ABFgBg12355 Bg.  FaBaFgBg Bg.  Palette 8.	
70h	REG6DC1	7:0	Default : 0x00	Access : R/W
(6DC1h)	GE_PRI_G_ST[7:0]	7:0	Gst, Start Value of Primitive 1BAAFgBg123433 A. 1ABFgBg12355 Fg. FaBaFgBg Fg.	e G Color.
71h	REG6DC4	7:0	Default : 0x00	Access : R/W
(6DC4h)	GE_PRI_R_ST[7:0]	7:0	Rst, Start Value of Primitive R Color.  1BAAFgBg123433 BA.  1ABFgBg12355 AB.  FaBaFgBg Ba.	
71h	REG6DC5	7:0	Default : 0x00	Access : R/W
(6DC5h)	GE_PRI_A_ST[7:0]	7:0	Ast, Start Value of Primitive Alpha Factor.  1BAAFgBg123433 1.  1ABFgBg12355 1.  FaBaFgBg Fa.	
72h	REG6DC8	7:0	Default : 0x00	Access : R/W
(6DC8h)	GE_PRI_R_DX[7:0]	7:0	Rdx, Primitive Parameter de Rectangle Fill. # Primitive Parameter delta	
72h	REG6DC9	7:0	Default : 0x00	Access : R/W
(6DC9h)	GE_PRI_R_DX[15:8]	7:0	See description of '6DC8h'.	•
73h	REG6DCC	7:0	Default : 0x00	Access : R/W
(6DCCh)	-	7:4	Reserved.	
40	GE_PRI_R_DX[19:16]	3:0	See description of '6DC8h'.	
74h	REG6DD0	7:0	Default : 0x00	Access : R/W
(6DD0h)	GE_PRI_R_DY[7:0]	7:0	Rdy, Primitive Parameter delta R in Y direction for Rectangle Draw (s7.12).	
74h	REG6DD1	7:0	Default : 0x00	Access : R/W
(6DD1h)	GE_PRI_R_DY[15:8]	7:0	See description of '6DD0h'.	
75h	REG6DD4	7:0	Default : 0x00	Access : R/W
(6DD4h)	-	7:4	Reserved.	



GE Keyiste	r (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
	GE_PRI_R_DY[19:16]	3:0	See description of '6DD0h'.	
76h	REG6DD8	7:0	Default : 0x00	Access : R/W
(6DD8h)	GE_PRI_G_DX[7:0]	7:0	Gdx, Primitive Parameter del Rectangle Fill. Primitive Parameter delta G	
76h	REG6DD9	7:0	Default : 0x00	Access : R/W
(6DD9h)	GE_PRI_G_DX[15:8]	7:0	See description of '6DD8h'.	~O*'
77h	REG6DDC	7:0	Default : 0x00	Access : R/W
(6DDCh)	-	7:4	Reserved.	
	GE_PRI_G_DX[19:16]	3:0	See description of '6DD8h'.	
78h	REG6DE0	7:0	Default : 0x00	Access : R/W
(6DE0h)	GE_PRI_G_DY[7:0]	7:0	Gdy, Primitive Parameter delta G in Y direction for Rectangle Fill (\$7.12).	
78h	REG6DE1	7:0	Default: 0x00	Access : R/W
(6DE1h)	GE_PRI_G_DY[15:8]	7:0	See description of '6DE0h'.	
79h	REG6DE4	7:0	Default : 0x00	Access : R/W
(6DE4h)	-	7:4	Reserved.	
	GE_PRI_G_DY[19:16]	3:0	See description of '6DE0h'.	
7Ah	REG6DE8	7:0	Default: 0x00	Access : R/W
(6DE8h)	GE_PRI_B_DX[7:0]	7:0	Bdx, Primitive Parameter delta B in X direction for Rectangle Fill.	
	CONTRACTOR		'	
7Ah	REG6DE9	7:0	Rectangle Fill.	
7Ah (6DE9h)	REG6DE9 GE_PRI_B_DX[15:8]	<b>7:0</b> 7:0	Rectangle Fill. Primitive Parameter delta B f	For Line Draw (s7.12).
			Rectangle Fill. Primitive Parameter delta B f  Default: 0x00	For Line Draw (s7.12).
(6DE9h)	GE_PRI_B_DX[15:8]	7:0	Rectangle Fill. Primitive Parameter delta B f  Default: 0x00  See description of '6DE8h'.	For Line Draw (s7.12).  Access: R/W
(6DE9h) 7Bh	GE_PRI_B_DX[15:8]	7:0 <b>7:0</b>	Rectangle Fill. Primitive Parameter delta B f  Default: 0x00  See description of '6DE8h'.  Default: 0x00	For Line Draw (s7.12).  Access: R/W
(6DE9h) 7Bh	GE_PRI_B_DX[15:8]  REG6DEC -	7:0 <b>7:0</b> 7:4	Rectangle Fill. Primitive Parameter delta B f  Default: 0x00  See description of '6DE8h'.  Default: 0x00  Reserved.	For Line Draw (s7.12).  Access: R/W
(6DE9h) 7Bh (6DECh)	GE_PRI_B_DX[15:8]  REG6DEC  - GE_PRI_B_DX[19:16]	7:0 <b>7:0</b> 7:4 3:0	Rectangle Fill. Primitive Parameter delta B f  Default: 0x00  See description of '6DE8h'.  Default: 0x00  Reserved.  See description of '6DE8h'.	For Line Draw (s7.12).  Access: R/W  Access: R/W  Access: R/W
(6DE9h) 7Bh (6DECh) 7Ch	GE_PRI_B_DX[15:8]  REG6DEC - GE_PRI_B_DX[19:16]  REG6DF0	7:0 7:0 7:4 3:0 7:0	Rectangle Fill. Primitive Parameter delta B f  Default: 0x00  See description of '6DE8h'.  Default: 0x00  Reserved.  See description of '6DE8h'.  Default: 0x00  Bdy, Primitive Parameter del	For Line Draw (s7.12).  Access: R/W  Access: R/W  Access: R/W
(6DE9h)  7Bh (6DECh)  7Ch (6DF0h)	GE_PRI_B_DX[15:8]  REG6DEC - GE_PRI_B_DX[19:16]  REG6DF0 GE_PRI_B_DY[7:0]	7:0 7:0 7:4 3:0 7:0 7:0	Rectangle Fill. Primitive Parameter delta B f  Default: 0x00  See description of '6DE8h'.  Default: 0x00  Reserved.  See description of '6DE8h'.  Default: 0x00  Bdy, Primitive Parameter del Rectangle Fill (s7.12).	Access: R/W  Access: R/W  Access: R/W  Access: R/W  ta B in Y direction for
(6DE9h) 7Bh (6DECh) 7Ch (6DF0h) 7Ch	GE_PRI_B_DX[15:8]  REG6DEC - GE_PRI_B_DX[19:16]  REG6DF0 GE_PRI_B_DY[7:0]  REG6DF1	7:0 7:4 3:0 7:0 7:0 7:0 7:0	Rectangle Fill. Primitive Parameter delta B f  Default: 0x00  See description of '6DE8h'.  Default: 0x00  Reserved.  See description of '6DE8h'.  Default: 0x00  Bdy, Primitive Parameter del Rectangle Fill (s7.12).  Default: 0x00	Access: R/W  Access: R/W  Access: R/W  Access: R/W  ta B in Y direction for



Doc. No.: 201101	0027			
<b>GE Regist</b> e	er (Bank = 36)			
Index (Absolute)	Mnemonic	Bit	Description	
	GE_PRI_B_DY[19:16]	3:0	See description of '6DF0h'.	
7Eh	REG6DF8	7:0	Default : 0x00	Access : R/W
(6DF8h)	GE_PRI_A_DX[7:0]	7:0	Adx, Primitive Parameter delta A in X direction for Rectangle Fill.  Primitive Parameter delta A for Line Draw (s4.11).	
7Eh	REG6DF9	7:0	Default : 0x00	Access : R/W
(6DF9h)	GE_PRI_A_DX[15:8]	7:0	See description of '6DF8h'.	· O*'
7Fh	REG6DFC	7:0	Default : 0x00	Access : R/W
(6DFCh)	GE_PRI_A_DY[7:0]	7:0	O Ady, Primitive Parameter delta A in Y direction Rectangle Fill (s4.11).	
7Fh	REG6DFD	7:0	Default : 0x00	Access : R/W
(6DFDh)	GE_PRI_A_DY[15:8]	7:0	See description of '6DFCh'.	·

#### IRQ Register (Bank = 38)

IRQ Register (Bank = 38)					
Index (Absolute)	Mnemonic	Bit	Description		
40h	REG7100	7:0	Default : 0xFF	Access : R/W	
(7100h)	C_FIQ_MASK[7:0]	7:0	Mask for FIQ, bit [31:0]. 1: Mask. 0: Not mask.		
40h	REG7101	7:0	Default : 0xFF	Access: R/W	
(7101h)	C_FIQ_MASK[15:8]	7:0	See description of '7100h'.		
41h	REG7104	7:0	Default : 0xFF	Access : R/W	
(7104h)	C_FIQ_MASK[23:16]	7:0	See description of '7100h'.		
41h	REG7105	7:0	Default : 0xFF	Access : R/W	
(7105h)	C_FIQ_MASK[31:24]	7:0	See description of '7100h'.		
42h	REG7108	7:0	Default : 0x00	Access : R/W	
(7108h)	C_FIQ_FORCE[7:0]	7:0	Force for FIQ, bit [31:0]. 1: Force. 0: Not force.		
42h	REG7109	7:0	Default : 0x00	Access : R/W	
(7109h)	C_FIQ_FORCE[15:8]	7:0	See description of '7108h'.		
43h	REG710C	7:0	Default : 0x00	Access : R/W	
(710Ch)	C_FIQ_FORCE[23:16]	7:0	See description of '7108h'.		



IRQ Regi	ster (Bank = 38)			
Index (Absolute)	Mnemonic	Bit	Description	
43h	REG710D	7:0	Default : 0x00	Access : R/W
(710Dh)	C_FIQ_FORCE[31:24]	7:0	See description of '7108h'.	
44h	REG7110	7:0	Default : 0x00	Access : R/W
(7110h)	C_FIQ_CLR7	7	Clear for FIQ, bit7.	
	C_FIQ_CLR6	6	Clear for FIQ, bit6.	
	C_FIQ_CLR5	5	Clear for FIQ, bit5.	
	C_FIQ_CLR4	4	Clear for FIQ, bit4.	
	C_FIQ_CLR3	3	Clear for FIQ, bit3.	
	C_FIQ_CLR2	2	Clear for FIQ, bit2.	
	C_FIQ_CLR1	1	Clear for FIQ, bit1.	
	C_FIQ_CLR0	0	Clear for FIQ, bit0.	
44h	REG7111	7:0	Default : 0x00	Access : R/W
(7111h)	C_FIQ_CLR15	7	Clear for FIQ, bit15.	
	C_FIQ_CLR14	6	Clear for FIQ, bit14.	
(	C_FIQ_CLR13	5	Clear for FIQ, bit13.	
	C_FIQ_CLR12	4	Clear for FIQ, bit12.	
	C_FIQ_CLR11	3	Clear for FIQ, bit11.	
	C_FIQ_CLR10	2	Clear for FIQ, bit10.	
	C_FIQ_CLR9	1	Clear for FIQ, bit9.	
	C_FIQ_CLR8	0	Clear for FIQ, bit8.	·
45h	REG7114	7:0	Default : 0x00	Access : R/W
(7114h)	C_FIQ_CLR23	7	Clear for FIQ, bit23.	
X	C_FIQ_CLR22	6	Clear for FIQ, bit22.	
5	C_FIQ_CLR21	5	Clear for FIQ, bit21.	
4	C_FIQ_CLR20	4	Clear for FIQ, bit20.	
	C_FIQ_CLR19	3	Clear for FIQ, bit19.	
	C_FIQ_CLR18	2	Clear for FIQ, bit18.	
4	C_FIQ_CLR17	1	Clear for FIQ, bit17.	
	C_FIQ_CLR16	0	Clear for FIQ, bit16.	,
45h	REG7115	7:0	Default : 0x00	Access : R/W
(7115h)	C_FIQ_CLR31	7	Clear for FIQ, bit31.	
	C_FIQ_CLR30	6	Clear for FIQ, bit30.	
	C_FIQ_CLR29	5	Clear for FIQ, bit29.	



IRQ Regi	IRQ Register (Bank = 38)				
Index (Absolute)	Mnemonic	Bit	Description		
	C_FIQ_CLR28	4	Clear for FIQ, bit28.		
	C_FIQ_CLR27	3	Clear for FIQ, bit27.		
	C_FIQ_CLR26	2	Clear for FIQ, bit26.		
	C_FIQ_CLR25	1	Clear for FIQ, bit25.		
	C_FIQ_CLR24	0	Clear for FIQ, bit24.		
46h	REG7118	7:0	Default : 0x00	Access : RO	
(7118h)	FIQ_RAW_STATUS[7:0]	7:0	FIQ Raw Status, bit [31:0]. Interrupt source status for F	TIQ.	
46h	REG7119	7:0	Default : 0x00	Access : RO	
(7119h)	FIQ_RAW_STATUS[15:8]	7:0	See description of '7118h'.	<u>,                                      </u>	
47h	REG711C	7:0	Default : 0x00	Access : RO	
(711Ch)	FIQ_RAW_STATUS[23:16]	7:0	See description of '7118h'.	<u>,                                      </u>	
47h	REG711D	7:0	Default: 0x00	Access : RO	
(711Dh)	FIQ_RAW_STATUS[31:24]	7:0	See description of '7118h'.	<u>,                                      </u>	
48h	REG7120	7:0	Default : 0x00	Access : RO	
(7120h)	FIQ_FINAL_STATUS[7:0]	7:0	FIQ Final Status, bit [31:0]. Final interrupt status for FIQ	<u>)</u> .	
48h	REG7121	7:0	Default : 0x00	Access : RO	
(7121h)	FIQ_FINAL_STATUS[15:8]	7:0	See description of '7120h'.		
49h	REG7124	7:0	Default : 0x00	Access : RO	
(7124h)	FIQ_FINAL_STATUS[23:16]	7:0	See description of '7120h'.	<u>,                                      </u>	
49h	REG7125	7:0	Default : 0x00	Access : RO	
(7125h)	FIQ_FINAL_STATUS[31:24]	7:0	See description of '7120h'.	<u>,                                      </u>	
4Ah	REG7128	7:0	Default : 0x00	Access : R/W	
(7128h)	C_FIQ_SEL_HL_TRIGGER[7:0]	7:0	Select H or L trigger, bit [31 Inverse source polarity for F	<del>-</del>	
4Ah	REG7129	7:0	Default : 0x00	Access : R/W	
(7129h)	C_FIQ_SEL_HL_TRIGGER[15:8]	7:0	See description of '7128h'.	<u>,                                      </u>	
4Bh	REG712C	7:0	Default : 0x00	Access : R/W	
(712Ch)	C_FIQ_SEL_HL_TRIGGER[23:16]	7:0	See description of '7128h'.	<u>,                                      </u>	
4Bh	REG712D	7:0	Default : 0x00	Access : R/W	
(712Dh)	C_FIQ_SEL_HL_TRIGGER[31:24]	7:0	See description of '7128h'.		
4Ch	REG7130	7:0	Default : 0xFF	Access : R/W	



IRQ Register (Bank = 38)				
Index (Absolute)	Mnemonic	Bit	Description	
(7130h)	C_IRQ_MASK[7:0]	7:0	Mask for IRQ, bit [31:0]. 1: Mask. 0: Not mask.	A
4Ch	REG7131	7:0	Default : 0xFF	Access : R/W
(7131h)	C_IRQ_MASK[15:8]	7:0	See description of '7130h'.	
4Dh	REG7134	7:0	Default : 0xFF	Access : R/W
(7134h)	C_IRQ_MASK[23:16]	7:0	See description of '7130h'.	· O**
4Dh	REG7135	7:0	Default : 0xFF	Access : R/W
(7135h)	C_IRQ_MASK[31:24]	7:0	See description of '7130h'.	
50h	REG7140	7:0	Default : 0x00	Access : R/W
(7140h)	C_IRQ_FORCE[7:0]	7:0	Force for IRQ, bit [31:0]. 1: Force. 0: Not force.	
50h	REG7141	7:0	Default: 0x00	Access : R/W
(7141h)	C_IRQ_FORCE[15:8]	7:0	See description of '7140h'.	
51h	REG7144	7:0	Default : 0x00	Access : R/W
(7144h)	C_IRQ_FORCE[23:16]	7:0	See description of '7140h'.	
51h	REG7145	7:0	Default : 0x00	Access : R/W
(7145h)	C_IRQ_FORCE[31:24]	7:0	See description of '7140h'.	
54h	REG7150	7:0	Default : 0x00	Access : R/W
(7150h)	C_IRQ_SEL_HL_TRIGGER[7:0]	7:0	Select H or L trigger, bit [31 Inverse source polarity for I	=
54h	REG7151	7:0	Default : 0x00	Access : R/W
(7151h)	C_IRQ_SEL_HL_TRIGGER[15:8]	7:0	See description of '7150h'.	
55h	REG7154	7:0	Default : 0x00	Access : R/W
(7154h)	C_IRQ_SEL_HL_TRIGGER[23:16]	7:0	See description of '7150h'.	
55h	REG7155	7:0	Default : 0x00	Access : R/W
(7155h)	C_IRQ_SEL_HL_TRIGGER[31:24]	7:0	See description of '7150h'.	
58h	REG7160	7:0	Default : 0x00	Access : RO
(7160h)	IRQ_RAW_STATUS[7:0]	7:0	IRQ Raw Status, bit [63:0]. Interrupt source status for I	RQ.
58h	REG7161	7:0	Default : 0x00	Access : RO
(7161h)	IRQ_RAW_STATUS[15:8]	7:0	See description of '7160h'.	
59h	REG7164	7:0	Default : 0x00	Access : RO



Doc. No.: 2011010027				
IRQ Regi	ster (Bank = 38)			
Index (Absolute)	Mnemonic	Bit	Description	
(7164h)	IRQ_RAW_STATUS[23:16]	7:0	See description of '7160h'.	
59h	REG7165	7:0	Default : 0x00	Access : RO
(7165h)	IRQ_RAW_STATUS[31:24]	7:0	See description of '7160h'.	~0
5Ah	REG7168	7:0	Default : 0x00	Access : RO
(7168h)	IRQ_RAW_STATUS[39:32]	7:0	See description of '7160h'.	
5Ah	REG7169	7:0	Default : 0x00	Access : RO
(7169h)	IRQ_RAW_STATUS[47:40]	7:0	See description of '7160h'.	~ O `
5Bh	REG716C	7:0	Default : 0x00	Access : RO
(716Ch)	IRQ_RAW_STATUS[55:48]	7:0	See description of '7160h'.	
5Bh	REG716D	7:0	Default : 0x00	Access : RO
(716Dh)	IRQ_RAW_STATUS[63:56]	7:0	See description of '7160h'.	
5Ch	REG7170	7:0	Default : 0x00	Access : RO
(7170h)	IRQ_FINAL_STATUS[7:0]	7:0	IRQ Final Status, bit [63:0].	
		<b>D</b> '	Final interrupt status for IRC	<u>)</u> .
5Ch	REG7171	7:0	Default : 0x00	Access : RO
(7171h)	IRQ_FINAL_STATUS[15:8]	7:0	See description of '7170h'.	
5Dh	REG7174	7:0	Default : 0x00	Access : RO
(7174h)	IRQ_FINAL_STATUS[23:16]	7:0	See description of '7170h'.	
5Dh	REG7175	7:0	Default : 0x00	Access : RO
(7175h)	IRQ_FINAL_STATUS[31:24]	7:0	See description of '7170h'.	
5Eh	REG7178	7:0	Default : 0x00	Access : RO
(7178h)	IRQ_FINAL_STATUS[39:32]	7:0	See description of '7170h'.	Г
5Eh	REG7179	7:0	Default : 0x00	Access : RO
(7179h)	IRQ_FINAL_STATUS[47:40]	7:0	See description of '7170h'.	
5Fh	REG717C	7:0	Default : 0x00	Access : RO
(717Ch)	IRQ_FINAL_STATUS[55:48]	7:0	See description of '7170h'.	
5Fh	REG717D	7:0	Default : 0x00	Access : RO
(717Dh)	IRQ_FINAL_STATUS[63:56]	7:0	See description of '7170h'.	
60h	REG7180	7:0	Default : 0xFF	Access : R/W
(7180h)	FIQ2IRQOUT[7:0]	7:0	Select FIQ source output to	T .
60h	REG7181	7:0	Default : 0xFF	Access : R/W
(7181h)	FIQ2IRQOUT[15:8]	7:0	See description of '7180h'.	T
61h	REG7184	7:0	Default : 0xFF	Access: R/W



Doc. No.: 2011010027				
IRQ Reg	ister (Bank = 38)			
Index (Absolute)	Mnemonic	Bit	Description	
(7184h)	FIQ2IRQOUT[23:16]	7:0	See description of '7180	)h'.
61h	REG7185	7:0	Default : 0xFF	Access : R/W
(7185h)	FIQ2IRQOUT[31:24]	7:0	See description of '7180	Dh'.
62h	REG7188	7:0	Default : 0x00	Access : RO
(7188h)	FIQ_IDX[7:0]	7:0	FIQ index for first priori	ty source.
63h	REG718C	7:0	Default : 0x00	Access : RO
(718Ch)	IRQ_IDX[7:0]	7:0	IRQ index for first priori	ity source.
64h	REG7190	7:0	Default : 0x00	Access : R/W
(7190h)	SPARE0[7:0]	7:0	Spare register.	
64h	REG7191	7:0	Default : 0x00	Access : R/W
(7191h)	SPARE1[7:0]	7:0	Spare register.	



SARADC Register (Bank = 3A)

SARADC	Register (Bank = 3A)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG7400	7:0	Default : 0x01	Access : R/W
(7400h)	MUXSEL[2:0]	7:5	Positive signal input select.	<u>~</u> O
	AUTO_SWITCH	4	Channel auto-switch.	
	FREERUN	3	Saradc FREERUN control.	
	ONESHOT	2	Saradc ONESHOT control.	
	PORZ	1	Saradc digital reset, low active When PORZ=0, 1.2V logic in	
F	PD	0	Saradc power down. When PD = 1, saradc power	down.
00h	REG7401	7:0	Default : 0x00	Access : RO, R/W
(7401h)	SPARE0[2:0]	7:5	3-bit spare cell.	
	SAMPLE_FLAG	4	Data sample flag.	
	MUXNSEL[2:0]	3:1	Negative signal input select.	
	SAMPLE_RDY	0	Data sample ready.	
(74041-)	REG7404	7:0	Default : 0xFF	Access : R/W
	CH3_AVG_MODE[1:0]	7:6	Channel 3 data-out select.	
	CH2_AVG_MODE[1:0]	5:4	Channel 2 data-out select.	
	CH1_AVG_MODE[1:0]	3:2	Channel 1 data-out select.	
**	CH0_AVG_MODE[1:0]	1:0	Channel 0 data-out select. 2'b00: no average. 2'b01: 2 stages average. 2'b10: 4 stages average. 2'b11: 8 stages average.	
01h	REG7405	7:0	Default : 0xFF	Access : R/W
(7405h)	CH7_AVG_MODE[1:0]	7:6	Channel 7 data-out select.	
000	CH6_AVG_MODE[1:0]	5:4	Channel 6 data-out select.	
	CH5_AVG_MODE[1:0]	3:2	Channel 5 data-out select.	
	CH4_AVG_MODE[1:0]	1:0	Channel 4 data-out select.	
02h	REG7408	7:0	Default : 0x05	Access : R/W
(7408h)	OS0_PRD[7:0]	7:0	Channel 0 one shot pulse wi	$dth = 4 * OSO_PRD (clk cycle).$
02h	REG7409	7:0	Default : 0x05	Access : R/W
(7409h)	OS1_PRD[7:0]	7:0	Channel 1 one shot pulse wi	dth.
03h	REG740C	7:0	Default : 0x50	Access : R/W



Semiconductor  Doc. No.: 2011010027				
SARADC	Register (Bank = 3A)			
Index (Absolute)	Mnemonic	Bit	Description	
(740Ch)	OS2_PRD[7:0]	7:0	Channel 2 one shot pulse wic	lth.
03h	REG740D	7:0	Default : 0x05	Access : R/W
(740Dh)	OS3_PRD[7:0]	7:0	Channel 3 one shot pulse wid	lth.
04h	REG7410	7:0	Default : 0x05	Access : R/W
(7410h)	OS4_PRD[7:0]	7:0	Channel 4 one shot pulse wic	lth.
04h	REG7411	7:0	Default : 0x05	Access : R/W
(7411h)	OS5_PRD[7:0]	7:0	Channel 5 one shot pulse wid	lth.
05h	REG7414	7:0	Default : 0x50	Access : R/W
(7414h)	OS6_PRD[7:0]	7:0	Channel 6 one shot pulse wid	lth.
05h	REG7415	7:0	Default : 0x50	Access : R/W
(7415h)	OS7_PRD[7:0]	7:0	Channel 7 one shot pulse wid	lth.
06h	REG7418	7:0	Default : 0x00	Access : RO
(7418h)	SAR_DOUT_DFT[7:0]	7:0	Saradc raw data out.	
06h	REG7419	7:0	Default: 0x00	Access: RO, R/W
(7419h)	TEST[3:0]	7:4	Saradc TEST bits.	
	SAR_SAMP_DFT	3	Saradc raw samp.	
	SAR_EOC_DFT	2	Saradc raw eoc.	
	SAR_DOUT_DFT[9:8]	1:0	See description of '7418h'.	
07h	REG741C	7:0	Default : 0x00	Access : RO
(741Ch)	CH0_DOUT[7:0]	7:0	Saradc channel 0 data out.	
07h	REG741D	7:0	Default : 0x00	Access : RO, R/W
(741Dh)	SPARE7[15:10]	7:2	6-bit spare cell.	
X	CH0_DOUT[9:8]	1:0	See description of '741Ch'.	
08h	REG7420	7:0	Default : 0x00	Access : RO
(7420h)	CH1_DOUT[7:0]	7:0	Saradc channel 1 data out.	
08h	REG7421	7:0	Default : 0x00	Access: RO, R/W
(7421h)	SPARE8[15:10]	7:2	6-bit spare cell.	
	CH1_DOUT[9:8]	1:0	See description of '7420h'.	
09h	REG7424	7:0	Default : 0x00	Access : RO
(7424h)	CH2_DOUT[7:0]	7:0	Saradc channel 2 data out.	
09h	REG7425	7:0	Default : 0x00	Access : RO, R/W
(7425h)	SPARE9[15:10]	7:2	6-bit spare cell.	
	CH2_DOUT[9:8]	1:0	See description of '7424h'.	



semiconductor  No. 1011010027				
SARADC	Register (Bank = 3A)			
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG7440	7:0	Default : 0x00	Access : RO
(7440h)	CH3_DOUT[7:0]	7:0	Saradc channel 3 data out.	
10h	REG7441	7:0	Default : 0x00	Access : RO, R/W
(7441h)	SPARE10[15:10]	7:2	6-bit spare cell.	
	CH3_DOUT[9:8]	1:0	See description of '7440h'.	
11h	REG7444	7:0	Default: 0x00	Access : RO
(7444h)	CH4_DOUT[7:0]	7:0	Saradc channel 4 data out.	~ O '
11h	REG7445	7:0	Default: 0x00	Access : RO, R/W
(7445h)	SPARE11[15:10]	7:2	6-bit spare cell.	
	CH4_DOUT[9:8]	1:0	See description of '7444h'.	
12h	REG7448	7:0	Default : 0x00	Access : RO
(7448h)	CH5_DOUT[7:0]	7:0	Saradc channel 5 data out.	
12h	REG7449	7:0	Default: 0x00	Access: RO, R/W
(7449h)	SPARE12[15:10]	7:2	6-bit spare cell.	
(	CH5_DOUT[9:8]	1:0	See description of '7448h'.	
13h	REG744C	7:0	Default: 0x00	Access : RO
(744Ch)	CH6_DOUT[7:0]	7:0	Saradc channel 6 data out.	
13h	REG744D	7:0	Default : 0x00	Access: RO, R/W
(744Dh)	SPARE13[15:10]	7:2	6-bit spare cell.	
	CH6_DOUT[9:8]	1:0	See description of '744Ch'.	
14h	REG7450	7:0	Default: 0x00	Access : RO
(7450h)	CH7_DOUT[7:0]	7:0	Saradc channel 7 data out.	
14h	REG7451	7:0	Default: 0x00	Access: RO, R/W
(7451h)	SPARE14[15:10]	7:2	6-bit spare cell.	
	CH7_DOUT[9:8]	1:0	See description of '7450h'.	
15h	REG7454	7:0	Default : 0xFF	Access : R/W
(7454h)	CH_SEL[7:0]	7:0	Select enable channels when	auto-switch.
15h	REG7455	7:0	Default : 0x00	Access : RO
(7455h)	SPARE15[6:0]	7:1	7-bit spare cell.	
	FLAG_AUXC1	0	PAD_AUXC1 flag. 1: PAD_AUXC1 voltage is too 0: Normal.	high.
16h	REG7458	7:0	Default: 0x0F	Access: RO, R/W



(7459h)

SPARE16[3:0]

Metal Misha

STATE_OBV[7:4]

SARADC Register (Bank = 3A) **Index Mnemonic** Bit **Description** (Absolute) (7458h) 7:4 STATE_OBV[3:0] Dtop FSM observe. AUXI_CTRL[1:0] 3:2 AUX current control. 2'b00: 20uA. 2'b01: 40uA. 2'b10: 80uA. 2'b11: 160uA. AUX current output pad select. AUXI_SEL 1'b1: PAD_AUXC1. 1'b0: PAD_AUXCO. 0 Power down AUX current output. PD_AUXI 1: Power down. 0: Output AUX current. 16h **REG7459** 7:0 Default: 0x00 Access: RO, R/W

4-bit spare cell.

See description of '7458h'.

7:4

3:0

Doc. No.: 2011010027 - 451 - 1/5/2011

## UARTO Register (Bank = 3B)

UARTO R	egister (Bank = 3B)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG7600	7:0	Default : 0x00	Access : R/W
(7600h)	THR_RBR_DLL[7:0]	7:0	When "reg_lcr_dl_access"=0. Write: Transmitter Holding Re Write transmit FIFO; Note that results in the write data being Read: Receiver Buffer. Read receive FIFO; Note that whenFIFO is full and an overi 2. When "reg_lcr_dl_access" = Divisor Latch LSB.	egister.  at Writing data to a full FIFO g lost.  any incoming data are lost run error occurs.
02h	REG7608	7:0	Default : 0x00	Access : R/W
(7608h)	IER_DLH[7:0]	7:0	1.  When "reg_lcr_dl_access" = Interrupt Enable Registers (IB Bit [0]: Received Data Availab Timeout Interrupt.  Bit [1]: Transmitter Holding R Bit [2]: Receiver Line Status IB Bit [3]: Modem Status interrub Bit [7]: Programmable THRE 2.  When "reg_lcr_dl_access" = Divisor Latch MSB.  Boud rate = (serial clock frequences)	ER); 1: enabled.  ple Interrupt and Character  Register Empty Interrupt.  Interrupt.  Interrupt.  Interrupt.  Interrupt.
04h	REG7610	7:0	Default : 0x00	Access : R/W
(7610h)	FCR_IIR[7:0]	7:0	1. Write. FIFO Control Register (FCR). Bit [0]: FIFO enable. Bit [1]: write "1" to clear RX I Bit [2]: write "1" to clear TX I Bit [5:4]: Transmit FIFO Emp "00" - FIFO empty; "01" - 2 characters in the FIF "10" - FIFO 1/4 full; "11" - FIFO 1/2 full;	FIFO. ty trigger level.



UARTO R	egister (Bank = 3B)			
Index (Absolute)	Mnemonic	Bit	Description	
			Bit [7:6]: Receiver FIFO Inter "00" - 1 character in the FIFO "01" - FIFO 1/4 full; "10" - FIFO 1/2 full; "11" - FIFO 2 less than full. 2. Read. Interrupt Identification Regist Bit [0]: 1: no interrupt is pendit [3:1]: interrupt identify. "110" - character timeout. "011" - Receiver Line Status. "010" - Receiver Data Availab. "001" - Transmitter Holding Receiver Interrupt Identify.	ters (IIR). ding.
06h	REG7618	7:0	"000" - Modem Status.  Default : 0x03	Access : R/W
(7618h)	LCR_DL_ACCESS	7:0	Divisor Latch Access;  1: The divisor latches can be	
_	-	6:5	Reserved.	
	LCR_EVEN_PARITY_SEL	4	1: Select even parity.	
	LCR_PARITY_EN	3	1: Generate parity bit on seria	al out.
	LCR_STOP_BITS	200	Specify the number of stop bi "0" - 1 stop bit; "1" - 1.5 stop bits when 5-bit 2 bits otherwise.	its. character length selected and
	LCR_CHAR_BITS[1:0]	1:0	Select number of bits in each "00" - 5 bits; "01" - 6 bits; "1	
08h	REG7620	7:0	Default : 0x00	Access : R/W
(7620h)	-	7:6	Reserved.	
40	MCR_AFCE	5	Auto Flow Control Enable; 1:	enable.
	MCR_LOOPBACK	4	1: Loopback mode. SOUT -> SIN. RTS-> CTS.	
	-	3:2	Reserved.	
	MCR_RTS	1	Request To Send (RTS) signa "0" - RTS is "1"; "1" - RTS is	
	-	0	Reserved.	



UARTO R	egister (Bank = 3B)			
Index (Absolute)	Mnemonic	Bit	Description	
0Ah	REG7628	7:0	Default : 0x00	Access : RO
(7628h)	LSR_ERROR	7	Receiver FIFO Error bit.	
	LSR_TX_EMPTY	6	1: Transmitter (tx FIFO and s Clear after writing data into t	hift registers) Empty indicator. x FIFO.
	LSR_TXFIFO_EMPTY	5	1: Transmit FIFO is empty. Clear after writing data into to Gen a Transmitter Holding Re	
	-	4	Reserved.	
	LSR_FE	3	1: Framing Error indicator. Clear when reading; Gen a Receiver Line Status in	terrupt.
	LSR_PE	2	1: Parity Error indicator. Clear when reading; Gen a Receiver Line Status in	terrupt.
	LSR_OE	1	1: RX Overrun Error indicator Clear when reading; Gen a Receiver Line Status in	
	LSR_DR	00	1: Received Data Ready indic	ator.
0Ch	REG7630	7:0	Default: 0x00	Access : RO
(7630h)	- 0'0	7:5	Reserved.	
	MSR_CTS_COMP	4	Complement of "CTS" or equa	al to "RTS" in loopback.
	- 0	3:1	Reserved.	
w O	MSR_DCTS	0	Delta Clear To Send (DCTS) i "1" - the "CTS" line has chang Clear when reading.	
0Eh	REG7638	7:0	Default : 0x00	Access : RO
(7638h)	-	7:1	Reserved.	
	USR_BUSY	0	UART busy.	

UART1 Register (Bank = 3B)

	UARTI Register (Bank = 3B)			
UART1 R	egister (Bank = 3B)		T	
Index (Absolute)	Mnemonic	Bit	Description	
20h	REG7680	7:0	Default : 0x00	Access : R/W
(7680h)	THR_RBR_DLL[7:0]	7:0	When "reg_lcr_dl_access" = Write: Transmitter Holding Rewrite transmit FIFO; Note that results in the write data being Read: Receiver Buffer. Read receive FIFO; Note that whenFIFO is full and an overing.  When "reg_lcr_dl_access" = Divisor Latch LSB.	egister.  at Writing data to a full FIFO g lost.  any incoming data are lost run error occurs.
22h	REG7688	7:0	Default : 0x00	Access : R/W
(7688h)	IER_DLH[7:0]	7:0	1.  When "reg_lcr_dl_access" = 0 Interrupt Enable Registers (IE Bit [0]: Received Data Available Timeout Interrupt. Bit [1]: Transmitter Holding R Bit [2]: Receiver Line Status I Bit [3]: Modem Status interru Bit [7]: Programmable THRE 2.  When "reg_lcr_dl_access" = Divisor Latch MSB. Boud rate = (serial clock freq	D. ER); 1: enabled. Die Interrupt and Character Register Empty Interrupt. Interrupt. pt. Interrupt.  1.  1.  1.  1.  1.  1.  1.  1.
24h	REG7690	7:0	Default : 0x00	Access: R/W
(7690h)	FCR_IIR[7:0]	7:0	1. Write. FIFO Control Register (FCR). Bit [0]: FIFO enable. Bit [1]: write "1" to clear RX I Bit [2]: write "1" to clear TX I Bit [5:4]: Transmit FIFO Emp "00" - FIFO empty; "01" - 2 characters in the FIF "10" - FIFO 1/4 full; "11" - FIFO 1/2 full;	FIFO. ty trigger level.



UART1 R	egister (Bank = 3B)		
Index (Absolute)	Mnemonic	Bit	Description
			Bit [7:6]: Receiver FIFO Interrupt trigger level.  "00" - 1 character in the FIFO;  "01" - FIFO 1/4 full;  "10" - FIFO 1/2 full;  "11" - FIFO 2 less than full.  2.  Read.  Interrupt Identification Registers (IIR).  Bit [0]: 1: no interrupt is pending.  Bit [3:1]: interrupt identify.  "110" - character timeout.  "011" - Receiver Line Status.  "010" - Receiver Data Available.  "001" - Transmitter Holding Register empty.  "000" - Modem Status.
26h	REG7698	7:0	Default: 0x03 Access: R/W
(7698h)	LCR_DL_ACCESS	7	Divisor Latch Access; 1: The divisor latches can be accessed.
	-	6:5	Reserved.
	LCR_EVEN_PARITY_SEL	4	1: Select even parity.
	LCR_PARITY_EN	3	1: Generate parity bit on serial out.
	LCR_STOP_BITS	200	Specify the number of stop bits. "0" - 1 stop bit; "1" - 1.5 stop bits when 5-bit character length selected and 2 bits otherwise.
	LCR_CHAR_BITS[1:0]	1:0	Select number of bits in each character. "00" - 5 bits; "01" - 6 bits; "10" - 7 bits; "11" - 8 bits.
28h	REG76A0	7:0	Default : 0x00 Access : R/W
(76A0h)	-	7:6	Reserved.
60	MCR_AFCE	5	Auto Flow Control Enable; 1: enable.
4	MCR_LOOPBACK	4	1: Loopback mode. SOUT -> SIN. RTS-> CTS.
	-	3:2	Reserved.
	MCR_RTS	1	Request To Send (RTS) signal control. "0" - RTS is "1"; "1" - RTS is "0".
	-	0	Reserved.



30

(76C0h~

76C8h)

**UART1** Register (Bank = 3B) **Mnemonic Index** Bit **Description** (Absolute) 2Ah REG76A8 7:0 Default: 0x00 Access: RO (76A8h) LSR_ERROR 7 Receiver FIFO Error bit. LSR_TX_EMPTY 6 1: Transmitter (tx FIFO and shift registers) Empty indicator. Clear after writing data into tx FIFO. 5 1: Transmit FIFO is empty. LSR_TXFIFO_EMPTY Clear after writing data into tx FIFO. Gen a Transmitter Holding Register Empty interrupt. 4 Reserved. 3 LSR FE 1: Framing Error indicator. Clear when reading; Gen a Receiver Line Status interrupt. LSR PE 2 1: Parity Error indicator. Clear when reading; Gen a Receiver Line Status interrupt. LSR_OE 1 1: RX Overrun Error indicator. Clear when reading; Gen a Receiver Line Status interrupt. 0 LSR DR 1: Received Data Ready indicator. Default: 0x00 2Ch REG76B0 7:0 Access: RO (76B0h) 7:5 Reserved. MSR_CTS_COMP Complement of "CTS" or equal to "RTS" in loopback. 4 3:1 Reserved. MSR_DCTS 0 Delta Clear To Send (DCTS) indicator. "1" - the "CTS" line has changed its state. Clear when reading. 2Eh REG76B8 7:0 Default: 0x00 Access: RO (76B8h) 7:1 Reserved. USR_BUSY 0 UART busy.

7:0

7:1

Default: 0x00

Reserved.

Access: -



UART2 Register (Bank = 3B)

Index (Absolute)	Mnemonic	Bit	Description	
40h	REG7700	7:0	Default : 0x00	Access : R/W
(7700h)	THR_RBR_DLL[7:0]	7:0	7:0  1.  When "reg_lcr_dl_access" = 0.  Write: Transmitter Holding Register.  Write transmit FIFO; Note that Writing data results in the write data being lost.  Read: Receiver Buffer.  Read receive FIFO; Note that any incoming when FIFO is full and an overrun error occur.  When "reg_lcr_dl_access" = 1.	
42h	REG7708	7:0	Divisor Latch LSB.  Default: 0x00	Access : R/W
(7708h)	IER_DLH[7:0]	7:0	Default: 0x00  1.  When "reg_lcr_dl_access" = 0.  Interrupt Enable Registers (IER); 1: enabled.  Bit [0]: Received Data Available Interrupt and Charac Timeout Interrupt.  Bit [1]: Transmitter Holding Register Empty Interrupt Bit [2]: Receiver Line Status Interrupt.  Bit [3]: Modem Status interrupt.  Bit [7]: Programmable THRE Interrupt.  2.  When "reg_lcr_dl_access" = 1.  Divisor Latch MSB.  Boud rate = (serial clock freq.) / (16 * divisor).	
44h	REG7710	7:0	Default: 0x00	Access : R/W

Doc. No.: 2011010027 - 458 - 1/5/2011



UART2 R	egister (Bank = 3B)		
Index (Absolute)	Mnemonic	Bit	Description
(7710h)	FCR_IIR[7:0]	7:0	1. Write. FIFO Control Register (FCR). Bit [0]: FIFO enable. Bit [1]: write "1" to clear RX FIFO. Bit [2]: write "1" to clear TX FIFO. Bit [5:4]: Transmit FIFO Empty trigger level. "00" - FIFO empty; "01" - 2 characters in the FIFO; "10" - FIFO 1/4 full; "11" - FIFO 1/2 full; Bit [7:6]: Receiver FIFO Interrupt trigger level. "00" - 1 character in the FIFO; "01" - FIFO 1/4 full; "10" - FIFO 1/2 full; "11" - FIFO 2 less than full. 2. Read. Interrupt Identification Registers (IIR). Bit [0]: 1: no interrupt is pending. Bit [3:1]: interrupt identify. "110" - character timeout. "011" - Receiver Line Status. "010" - Receiver Data Available. "001" - Transmitter Holding Register empty. "000" - Modem Status.
46h	REG7718	7:0	Default : 0x03 Access : R/W
(7718h)	LCR_DL_ACCESS	7	Divisor Latch Access; 1: The divisor latches can be accessed.
4	-	6:5	Reserved.
(0.5)	LCR_EVEN_PARITY_SEL	4	1: Select even parity.
	LCR_PARITY_EN	3	1: Generate parity bit on serial out.
	LCR_STOP_BITS	2	Specify the number of stop bits. "0" - 1 stop bit; "1" - 1.5 stop bits when 5-bit character length selected and 2 bits otherwise.
	LCR_CHAR_BITS[1:0]	1:0	Select number of bits in each character. "00" - 5 bits; "01" - 6 bits; "10" - 7 bits; "11" - 8 bits.



	UART2 Register (Bank = 3B)						
Index (Absolute)	Mnemonic	Bit	Description				
48h	REG7720	7:0	Default: 0x00	Access : R/W			
(7720h)	-	7:6	Reserved.				
	MCR_AFCE	5	Auto Flow Control Enable; 1:	enable.			
	MCR_LOOPBACK	4	1: Loopback mode. SOUT -> SIN. RTS-> CTS.				
	-	3:2	Reserved.	~O ⁺ '			
	MCR_RTS	1	Request To Send (RTS) signa "0" - RTS is "1"; "1" - RTS is				
	-	0	Reserved.				
4Ah	REG7728	7:0	Default : 0x00	Access : RO			
(7728h)	LSR_ERROR	7	Receiver FIFO Error bit.				
	LSR_TX_EMPTY	6	1: Transmitter (tx FIFO and s Clear after writing data into t	hift registers) Empty indicator. x FIFO.			
	LSR_TXFIFO_EMPTY	5	1: Transmit FIFO is empty.  Clear after writing data into tx FIFO.  Gen a Transmitter Holding Register Empty interrupt				
	-	4	Reserved.				
	LSR_FE	3	1: Framing Error indicator. Clear when reading. Gen a Receiver Line Status in	iterrupt.			
	LSR_PE	2	1: Parity Error indicator. Clear when reading. Gen a Receiver Line Status in	terrupt.			
Si	LSR_OE	1	1: RX Overrun Error indicator Clear when reading. Gen a Receiver Line Status in				
	LSR_DR	0	1: Received Data Ready indic	ator.			
4Ch	REG7730	7:0	Default : 0x00	Access : RO			
(7730h)	-	7:5	Reserved.				
	MSR_CTS_COMP	4	Complement of "CTS" or equal to "RTS" in loople				
	-	3:1	Reserved.				
	MSR_DCTS	0	Delta Clear To Send (DCTS) indicator. "1" - the "CTS" line has changed its state. Clear when reading.				



UART2 R	egister (Bank = 3	BB)		
Index (Absolute)	Mnemonic	Bit	Description	
4Eh	REG7738	7:0	Default : 0x00	Access : RO
(7738h)	-	7:1	Reserved.	
	USR_BUSY	0	UART busy.	
50h	REG7740	7:0	Default : -	Access : -
(7740h)	-	-	Reserved.	
52h	REG7784	7:0	Default : -	Access : -
(7748h)	-	-	Reserved.	
54h	REG7750	7:0	Default : 0x01	Access : R/W
(7750h)	-	7:1	Reserved.	
	SW_RSTZ	0	Software reset UART; (	D: enable.

Doc. No.: 2011010027 - 461 - 1/5/2011

## TIMER1 Register (Bank = 3B)

TIMER1 I	Register (Bank = 3B)				
Index (Absolute)	Mnemonic	Bit	Description		
60h	REG7780	7:0	Default: 0x00	Access : R/W	
(7780h)	-	7:2	Reserved.		
	TIMER_TRIG	1	(from 0 to max, then stop	Set: Enable timer counting one time (from 0 to max, then stop).  Clear: By reset itself OR set reg_timer_en.	
	TIMER_EN	0	Set: Enable timer countin (from 0 to max, then rolle Clear: By reset itself OR s	ed).	
60h	REG7781	7:0	Default : 0x00	Access : R/W	
(7781h)	-	7:1	Reserved.	•	
	TIMER_INT_EN	0	Set: Enable interrupt. Clear: By reset itself.		
61h	REG7784	7:0	Default: 0x00	Access : RO	
(7784h)	-	7:1	Reserved.		
	TIMER_HIT	0	Assert: When counter enabled and matches reg_timer_max.  Deassert: By write 1 OR set reg_timer_en, reg_timer_once reg_timer_max.		
62h	REG7788	7:0	Default : 0xFF	Access : R/W	
(7788h)	TIMER_MAX[7:0]	7:0	Timer maximum value.		
62h	REG7789	7:0	Default: 0xFF	Access: R/W	
(7789h)	TIMER_MAX[15:8]	7:0	See description of '7788h	1	
63h	REG778C	7:0	Default : 0xFF	Access : R/W	
(778Ch)	TIMER_MAX[23:16]	7:0	See description of '7788h		
63h	REG778D	7:0	Default : 0xFF	Access : R/W	
(778Dh)	TIMER_MAX[31:24]	7:0	See description of '7788h	!	
64h	REG7790	7:0	Default : 0x00	Access : RO	
(7790h)	TIMER_CAP[7:0]	7:0	Timer current value.  Note: With non-32-bit-data system, please read from LS		
64h	REG7791	7:0	Default : 0x00	Access : RO	
(7791h)	TIMER_CAP[15:8]	7:0	See description of '7790h	·	
65h	REG7794	7:0	Default : 0x00	Access : RO	
(7794h)	TIMER_CAP[23:16]	7:0	See description of '7790h	! <u>.                                    </u>	



TIMER_CAP[31:24]

(7795h)

Doc No · 20110	Doc. No. · 2011010027						
TIMER1 Register (Bank = 3B)							
Index (Absolute)	Mnemonic	Bit	Description				
65h	REG7795	7:0	Default : 0x00	Access : RO			

See description of '7790h'.

7:0

Doc. No.: 2011010027 - 463 - 1/5/2011

## TIMER2 Register (Bank = 3B)

TIMER2 F	Register (Bank = 3B)			
Index (Absolute)	Mnemonic	Bit	Description	
70h	REG77C0	7:0	Default : 0x00	Access : R/W
(77C0h)	-	7:2	Reserved.	
	TIMER_TRIG	1	Set: Enable timer counting Clear: By reset itself OR set	one time (from 0 to max, then stop).  reg_timer_en.
	TIMER_EN	0	Set: Enable timer counting Clear: By reset itself OR set	rolled (from 0 to max, then rolled).  reg_timer_trig.
70h	REG77C1	7:0	Default : 0x00	Access : R/W
(77C1h)	-	7:1	Reserved.	
	TIMER_INT_EN	0	Set: Enable interrupt. Clear: By reset itself.	
71h	REG77C4	7:0	Default : 0x00	Access : RO
(77C4h)	-	7:1	Reserved.	
	TIMER_HIT	0	Assert: When counter enabled and matches reg_timer_matches.  Deassert: By write 1 OR set reg_timer_en, reg_timer_once reg_timer_max.	
72h	REG77C8	7:0	Default : 0Xff	Access : R/W
(77C8h)	TIMER_MAX[7:0]	7:0	Timer maximum value.	
72h	REG77C9	7:0	Default : 0xFF	Access : R/W
(77C9h)	TIMER_MAX[15:8]	7:0	See description of '77C8h	n'.
73h	REG77CC	7:0	Default : 0xFF	Access : R/W
(77CCh)	TIMER_MAX[23:16]	7:0	See description of '77C8h	n'.
73h	REG77CD	7:0	Default : 0xFF	Access : R/W
(77CDh)	TIMER_MAX[31:24]	7:0	See description of '77C8h	n'.
74h	REG77D0	7:0	Default : 0x00	Access : RO
(77D0h)	TIMER_CAP[7:0]	7:0	Timer current value. Note: With non-32-bit-da	ata system, please read from LSB.
74h	REG77D1	7:0	Default: 0x00	Access : RO
(77D1h)	TIMER_CAP[15:8]	7:0	See description of '77D0l	h'.
75h	REG77D4	7:0	Default : 0x00	Access : RO
(77D4h)	TIMER_CAP[23:16]	7:0	See description of '77D0l	h'.
75h	REG77D5	7:0	Default : 0x00	Access : RO
(77D5h)	TIMER_CAP[31:24]	7:0	See description of '77D0I	h'.



#### PIU_MISC Register (Bank = 3C)

Index (Absolute)	Mnemonic	Bit	Description	
0Dh	REG7834	7:0	Default: 0x00	Access : R/W
(7834h)	CRC_DUM_0D[7:0]	7:0	Bit[8]: xd2miu software re 1: Reset. 0: Not reset. Bit[10]:miu_size. 1: 512MB. 0: 128MB.	set.
0Dh	REG7835	7:0	Default : 0x00	Access : R/W
(7835h)	CRC_DUM_0D[15:8]	7:0	See description of '7834h'.	
7Dh	REG79F4	7:0	Default : 0x00	Access : RO
(79F4h)	TEST_RO1[7:0]	7:0	1 10	
7Dh	REG79F5	7:0	Default : 0x00	Access : RO
(79F5h)	TEST_RO1[15:8]	7:0	See description of '79F4h'.	
7Eh	REG79F8	7:0	Default: 0x00	Access : RO
(79F8h)	TEST_RO[7:0]	7:0		
7Eh	REG79F9	7:0	Default: 0x00	Access : RO
(79F9h)	TEST_RO[15:8]	7:0	See description of '79F8h'.	
7Fh	REG79FC	7:0	Default: 0x00	Access: R/W
(79FCh)	- 40' 0	7:3	Reserved.	
	TEST_SEL[2:0]	2:0		
Sto	TEST_SEL[2:0]	<b>5</b>		

Doc. No.: 2011010027 - 465 - 1/5/2011



# UART2_DMA Register (Bank = 3D)

UART2_DMA Register (Bank = 3D)						
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG7A00	7:0	Default : 0x00	Access : R/W		
(7A00h)	RX_SW_RST	7	RX Engine software reset.  0: De-assert.  1: Assert.	Tro.		
	TX_SW_RST	6	TX Engine software reset.  0: De-assert.  1: Assert.			
	RX_ENDINA	5	Software select MIU read da 0: MIU_Rdata[63:0] = {B7, I 1: MIU_Rdata[63:0] = {B4, I	B6, B5, B4, B3, B2, B1, B0}.		
	TX_ENDINA	4 Software select MIU read data, endian define. 0: MIU_Rdata[63:0] = {B7, B6, B5, B4, B3, B2, 1: MIU_Rdata[63:0] = {B4, B5, B6, B7, B0, B1,				
	RX_URDMA_EN	3	URDMA RX Hardware Enable 0: Disable. 1: Enable.	).		
	TX_URDMA_EN	2	URDMA TX Hardware Enable 0: Disable. 1: Enable.			
	URDMA_MODE	50	URDMA Mode selects, when mode enable, URDMA hardware will replace MCU to access UART, otherwise MC still control UART directly.  0: Disable.  1: Enable.  URDMA software reset.  0: De-assert.  1: Assert.			
S	SW_RST	0				
00h	REG7A01	7:0	Default : 0x00	Access : RO, R/W		
(7A01h)	- X	7:6	Reserved.			
<b>A</b>	RX_BUSY	5	RX controller in BUSY state.			
	TX_BUSY	4	TX controller in BUSY state.			
	RX_OP_MODE	3	RX controller operation mode.  0: Default.  1: Stop RX DMA activity when threshold interrupt occurs, until update RX_BUF_BASE.			



Doc. No.: 20110		ים! מים:		
	MA Register (Bank = 3			
Index (Absolute)	Mnemonic	Bit	Description	
	RESERVE [2:0]	2:0	Reserve.	
01h	REG7A04	7:0	Default : 0x40	Access : R/W
(7A04h)	INTR_THRESHOLD[7:0]	7:0	Interrupt threshold, to config Setting how much. Data received from UART, an	
01h	REG7A05	7:0	Default : 0x00	Access : R/W
(7A05h)	-	7:4	Reserved.	~O*'
	INTR_THRESHOLD[11:8]	3:0	See description of '7A04h'.	
02h	REG7A08	7:0	Default: 0x00	Access : R/W
(7A08h)	TX_BUF_BASE_H[7:0]	7:0	Configure TX buffer base addunit.	lress [31:16] in DRAM, 8byte
02h	REG7A09	7:0	Default : 0x00	Access : R/W
(7A09h)	TX_BUF_BASE_H[15:8]	7:0	See description of '7A08h'.	
03h	REG7A0C	7:0	Default: 0x00	Access : R/W
(7A0Ch)	TX_BUF_BASE_L[7:0]	7:0	Configure TX buffer base address [15:0] in DRAM, 8byt unit.	
03h	REG7A0D	7:0	Default: 0x00	Access : R/W
(7A0Dh)	TX_BUF_BASE_L[15:8]	7:0	See description of '7A0Ch'.	
04h	REG7A10	7:0	Default: 0x00	Access : R/W
(7A10h)	TX_BUF_SIZE[7:0]	7:0	Configure TX buffer size in D Ex: BUF_SIZE = $0x400$ ; acce $0x000\sim0x3FF$ .	· •
04h	REG7A11	7:0	Default: 0x00	Access : R/W
(7A11h)	- ~ ~ ~	7:5	Reserved.	
5	TX_BUF_SIZE[12:8]	4:0	See description of '7A10h'.	
05h	REG7A14	7:0	Default: 0x00	Access : RO
(7A14h)	TX_BUF_RPTR[7:0]	7:0	Read TX buffer read pointer	from URDMA, byte unit.
05h	REG7A15	7:0	Default : 0x00	Access : RO
(7A15h)	TX_BUF_RPTR[15:8]	7:0	See description of '7A14h'.	
06h	REG7A18	7:0	Default : 0x00	Access : R/W
(7A18h)	TX_BUF_WPTR[7:0]	7:0	Update TX buffer write points	er to URDMA, byte unit.
06h	REG7A19	7:0	Default : 0x00	Access : R/W
(7A19h)	TX_BUF_WPTR[15:8]	7:0	See description of '7A18h'.	
07h	REG7A1C	7:0	Default : 0x0A	Access : R/W



UART2_D	PMA Register (Bank = 3	3D)		
Index (Absolute)	Mnemonic	Bit	Description	
(7A1Ch)	-	7:4	Reserved.	
	TX_TIMEOUT[3:0]	3:0	Configure TX time out value, to clean TX buffer da send to UART.  2^(TX_TIMEOUT) Cycle unit.	
08h	REG7A20	7:0	Default : 0x00	Access : R/W
(7A20h)	RX_BUF_BASE_H[7:0]	7:0	Configure RX buffer base addunit.	lress [31:16] in DRAM, 8byte
08h	REG7A21	7:0	Default : 0x00	Access : R/W
(7A21h)	RX_BUF_BASE_H[15:8]	7:0	See description of '7A20h'.	
09h	REG7A24	7:0	Default : 0x00	Access: R/W
(7A24h)	RX_BUF_BASE_L[7:0]	7:0	Configure RX buffer base address [15:0] in DRAM, 8byte unit.	
09h	REG7A25	7:0	Default : 0x00	Access : R/W
(7A25h)	RX_BUF_BASE_L[15:8]	7:0	See description of '7A24h'.	
0Ah	REG7A28	7:0	Default: 0x00	Access : R/W
(7A28h)	RX_BUF_SIZE[7:0]	7:0	Configure RX buffer size in D Ex: BUF_SIZE = 0x400; acce 0x000~0x3FF.	, ,
0Ah	REG7A29	7:0	Default : 0x00	Access : R/W
(7A29h)		7:5	Reserved.	
	RX_BUF_SIZE[12:8]	4:0	See description of '7A28h'.	
0Bh	REG7A2C	7:0	Default: 0x00	Access : RO
(7A2Ch)	RX_BUF_WPTR[7:0]	7:0	Read RX buffer write pointer	from URDMA, byte unit.
0Bh	REG7A2D	7:0	Default : 0x00	Access : RO
(7A2Dh)	RX_BUF_WPTR[15:8]	7:0	See description of '7A2Ch'.	
0Ch	REG7A30	7:0	Default : 0x0A	Access : R/W
(7A30h)	- 0	7:4	Reserved.	
	RX_TIMEOUT[3:0]	3:0	Configure RX time out value, write to DRAM.  2^(RX_TIMEOUT) Cycle unit.	
0Dh	REG7A34	7:0	Default: 0x00	Access : RO, R/W
(7A34h)	RX_MCU_INTR	7	Identify rx controller to MCU logical OR of RX_INTR1~2 fla	interrupt event, this bit is g, and clear by RX_INTR_CLR.
	RESERVE_A	6	Reserve.	
(770 HI)			logical OR of RX_INTR1~2 fla	•



UART2_D	DMA Register (Bank = 3	BD)		
Index (Absolute)	Mnemonic	Bit	Description	
	RX_INTR2	5	Identify Rx interrupt is cause function.	by interrupt threshold
	RX_INTR1	4	Identify Rx interrupt is cause	by timeout function.
	RESERVE	3	RESERVE.	
	RX_INTR2_EN	2	Rx interrupt threshold function	n enable.
	RX_INTR1_EN	1	Rx timeout interrupt function	enable.
	RX_INTR_CLR	0	MCU clear rx control interrupt Once write and auto clear.	t signal.
0Dh	REG7A35	7:0	Default : 0x00	Access : RO, R/W
(7A35h)	TX_MCU_INTR	7	Identify tx controller to MCU	interrupt event.
	RESERVE_B[4:0]	6:2	Reserve.	
	TX_INTR_EN	1	TX controller to MCU interrup	t enable.
	TX_INTR_CLR	0	MCU clear tx control interrupt signal. Once write and auto clear.	
0Eh	REG7A38	7:0	Default : 0x00	Access : RO
(7A38h)	RESERVE[7:0]	7:0	Reserve.	
0Eh	REG7A39	7:0	Default: 0x00	Access : RO
(7A39h)	RESERVE[15:8]	7:0	Reserve.	
0Fh	REG7A3C	7:0	Default : 0x00	Access : RO
(7A3Ch)	RESERVE[7:0]	7:0	Reserve.	
0Fh	REG7A3D	7:0	Default : 0x00	Access : RO
(7A3Dh)	RESERVE[15:8]	7:0	Reserve.	
10h	REG7A40	7:0	Default : 0x01	Access : RO, R/W
(7A40h)	RESERVE[4:0]	7:3	Reserve.	
	PREFCH_CLK_GATE1	2	Gated clock MINF post-write	module.
			0: Clock enable.	
60	DDEEGINGIN CATE		1: Clock gated.	
4	PREFCH_CLK_GATE	1	Gated clock MINF pre-fetch n 0: Clock enable. 1: Clock gated.	noauie.
	MINF_SW_RSTZ	0	MINF pre-fetch / post-write n 0: SW reset. 1: Normal.	nodule SW reset.
10h	REG7A41	7:0	Default : 0x00	Access : RO



UART2_0	OMA Register (Bank = 3	D)		
Index (Absolute)	Mnemonic	Bit	Description	
(7A41h)	POSTWR_BUSY	7	Identify MINF post write in b	usy state.
	RESERVE [11:5]	6:0	Reserve.	
11h	REG7A44	7:0	Default : 0x46	Access : R/W
(7A44h)	PREFCH_PATCH	7	SW patch control bit.	
	PREFCH_BLEN[1:0]	6:5	Define MINF DRAM access bu 0: Burst 16. 1: Burst 8. 2: Burst 4. 3: N/A.	urst length.
	PREFCH_PRI_SEL	4	SW control DRAM access price 0: Depend on HW priority sig 1: Depend on POSTWR_PRI.	, ,
	PREFCH_PRI	3	Define DRAM access priority.	
	PREFCH_RASTRD	2	MINF pre-fetch fast read ena	ble.
	PREFCH_BYPASS	1	0: DRAM access through MINF module. 1: DRAM access bypass MINF module.	
	PREFCH_CLR	0		
11h	REG7A45	7:0	Default : 0x46	Access : R/W
(7A45h)	POSTWR_FLUSH1_PATCH	7	SW flush path.	
Sto	POSTWR_BLEN[1:0]	6:5	Define MINF DRAM access bu 0: Burst 16. 1: Burst 8. 2: Burst 4. 3: N/A.	urst length.
40	POSEWR_PRI_SEL	4	SW control DRAM access pric 0: Depend on HW priority sig 1: Depend on POSTWR_PRI.	, <del>-</del>
4	POSTWR_PRI	3	Define DRAM access priority.	
	POSTWR_FLUSH_SW	2	SW flush path.	
	POSTWR_BYPASS	1	MINF bypass.  0: DRAM access through MIN  1: DRAM access bypass MINF	



Doc. No.: 20110	Doc. No.: 2011010027				
UART2_D	UART2_DMA Register (Bank = 3D)				
Index (Absolute)	Mnemonic	Bit	Description		
	POSTWR_FLUSH	0	SW flush MINF post write buffer.  0: Normal.  1: Flush	<b>*</b>	

Doc. No.: 2011010027 - 471 - 1/5/2011

Ooc. No.: 2011010027

PMU Register (Bank = 3F)

PMU Reg	PMU Register (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG7E00	7:0	Default : 0x00	Access : RO	
(7E00h)	-	7	Reserved.	40	
	LDOVWIFI_PG	6	LDO power good.		
	LDOVLCM_PG	5	LDO power good.		
	LDOVMEM_PG	4	LDO power good.		
	-	3	Reserved.	60	
	LDOVPER3_PG	2	LDO power good.		
	LDOVPER2_PG	1	LDO power good.		
	LDOVPER1_PG	0	LDO power good.		
00h	REG7E01	7:0	Default : 0x00	Access : RO	
(7E01h)	-	7	Reserved.		
	LDO_ERR_INT	6	Ldo vmem vlcm vio vper1/2/	/3 has an error.	
	-	5:0	5:0 Reserved.		
01h	REG7E04	7:0	Default : 0x11	Access : R/W	
(75041)	LDOVMEM_D_TIME[1:0]	7:6	Suspend mode turn-off delay 00: 0us. 01: 250us. 10: 500us. 11: 1ms.	y time.	
	LDOVMEM_S_LQ	5	Enable Ido_vmem LQ mode	in suspend mode.	
	LDOVMEM_S_EN	4	Enable Ido_vmem in suspend	-	
~~?	- 1/2	3:2	Reserved.		
	LDOVMEM_A_LQ	1	Enable Ido_vmem LQ mode	in active mode.	
	LDOVMEM_A_EN	0	Enable Ido_vmem in active r	node, default = 1.	
01h	REG7E05	7:0	Default : 0x21	Access : R/W	
(7E05h)	LDOVLCM_D_TIME[1:0]	7:6	Suspend mode turn-off delay 00: 0us. 01: 250us. 10: 500us. 11: 1ms.	y time.	
	LDOVLCM_S_LQ	5	Enable Ido_vlcm LQ mode in	suspend mode.	
	LDOVLCM_S_EN	4	Enable Ido_vlcm in suspend	mode, default = $0$ .	



$\mathcal{L}$	No.	2011010027	
			_

PMU Reg	jister (Bank = 3F)			
Index (Absolute)	Mnemonic	Bit	Description	
	LDOVLCM_VSET[1:0]	3:2	Select output voltage level, / Can be over write by set reg [00]: 3.2V (default). [01]: 2.9V. [10]: 2.8V. [11]: 1.8V.	// default from efuse[23:22],. _level_ov_en=1.
	LDOVLCM_A_LQ	1	Enable Ido_vlcm LQ mode in	active mode.
	LDOVLCM_A_EN	0	Enable Ido_vlcm in active mo	ode, default = 1.
02h	REG7E08	7:0	Default : 0x20	Access : R/W
(7E08h)	LDOVWIFI_D_TIME[1:0]	7:6	Suspend mode turn-off delay 00: 0us. 01: 250us. 10: 500us. 11: 1ms.	/ time.
	LDOVWIFI_S_LQ	5	Enable Ido_vwifi LQ mode in	suspend mode.
	LDOVWIFI_S_EN	4	Enable Ido_vwifi in suspend mode, default = 0.	
	LDOVWIFI_VSET[1:0]	3:2	Select output voltage level, ([00]: 3.2V (default). [01]: 2.9V. [10]: 1.8V. [11]: 1.2V.	user ldo_150m_hv).
	LDOVWIFI_A_LQ	1	Enable Ido_vwifi LQ mode in	active mode.
	LDOVWIFI_A_EN	0	Enable Ido_vwifi in active mo	ode, default = 0.
03h	REG7E0C	7:0	Default : 0x00	Access : R/W
(7E0Ch)	SUSPD_PASSWD[7:0]	7:0	Set the password to make the suspend mode.	ne master FSM into the
03h	REG7E0D	7:0	Default : 0x00	Access : R/W
(7E0Dh)	SUSPD_PASSWD[15:8]	7:0	See description of '7E0Ch'.	
04h	REG7E10	7:0	Default : 0x00	Access : RO
(7E10h)	GPIO_G_IN[7:0]	7:0	The PAD_Cs of GPIO.	
04h	REG7E11	7:0	Default : 0x00	Access : RO
(7E11h)	-	7:5	Reserved.	
	GPIO_G_IN[12:8]	4:0	See description of '7E10h'.	
05h	REG7E14	7:0	Default : 0x00	Access : R/W
(7E14h)	-	7	Reserved.	



EN_OTP

Semico	nductor <b>E</b>		Prelin	ninary Data Sheet Version 0.1
	ister (Bank = 3F)			
Index (Absolute)	Mnemonic	Bit	Description	
	LDOVWIFI_ERR_EN	6	Enable LDO power good erro	or interrupt.
	LDOVLCM_ERR_EN		Enable LDO power good error interrupt.	
	LDOVMEM_ERR_EN	4	Enable LDO power good erro	or interrupt.
	-	3	Reserved.	
	LDOVPER3_ERR_EN	2	Enable LDO power good erro	or interrupt.
	LDOVPER2_ERR_EN	1	Enable LDO power good erro	or interrupt.
	LDOVPER1_ERR_EN	0	Enable LDO power good erro	or interrupt.
06h	REG7E18	7:0	Default : 0x00	Access : RO, R/W
(7E18h)	NOBAT_INT	7	On battery detection interrup	pt.
	BATDET	6	Battery detection flag.	
	TEST_BATDET[1:0]	5:4	Battery detection test.	
	EN_BATDET	3	Enable battery detection.  0: Disable 1: enable.	
	BATDET_DEBOUNCE[2:0]	2:0	Battery detection debounce 000: 0.1us 100: 5us. 001: 0.6us 101: 10us. 010: 1.2us 110: 20us 011: 2.4us 111: 40us	5.
07h	REG7E1C	7:0	Default : 0x60	Access : R/W
(7E1Ch)	0	7	Reserved.	
	BK2_REFGEN_S_EN	6	Enable buck2 refgen in susp	end mode.
	BK2_REFGEN_A_EN	5	Enable buck2 refgen in activ	e mode.
	3 19 V	4:0	Reserved.	
08h	REG7E20	7:0	Default : 0x00	Access : RO, R/W
(7E20h)	REF_OTP	7	Refgen OTP flag.	
	EN_VERFOTP_TST	6	VREF of OTP test enable.	
(0,5)	O	5:4	Reserved.	
*	OTP_VTH[1:0]	3:2	Reference gen OTP VTH sele 00: 428mV, 150degC. 01: 448mV, 140degC. 10: 468mV, 130degC. 11: 408mV, 160degC.	ection.
	l	1 .	l_ a	

Doc. No.: 2011010027 - 474 - 1/5/2011

0: OFF 1:ON.

Reference gen OTP enable control.



0Dh

REG7E34

Doc. No : 2011				minary Data Sheet Version 0.1
Index (Absolute)	Mnemonic	Bit	Description	
(ADSOIDLE)	VREF_TST	0	VREF test enable. 0: Disable (default). 1: Enable.	A
08h	REG7E21	7:0	Default : 0x00	Access : R/W
(7E21h)	-	7:6	Reserved.	
	TEST_I[4:0]	5:1	Register to mux test current	t to AUX.
	TEMP_MEASURE	0	Enable the test bench for O	
0Ah	REG7E28	7:0	Default : 0x20	Access : RO, R/W
(7E28h)	AUTOTRIM_BIT[1:0]	7:6	Auto trimming bits result. Initial value: 6'b100000.	
	EFUSETRIM_BIT[5:0]	5:0	Bandgap trimming bits. Big3 read efuse values from	asura and load at this register
0Ah	REG7E29	7:0	Default : 0x00	Access : RO, R/W
(7E29h)	-	7	Reserved.	
	REFTRIM_OUT	6	Bandgap trimming out bit.	
	EN_REFTRIM	5	Bandgap trimming enable.	
	TRIMBIT_SEL	4	Trimming bit selection.  0: Reg_autotrim_bit.  1: Reg_efusetrim_bit.	
I	AUTOTRIM_BIT[5:2]	3:0	See description of '7E28h'.	
0Bh	REG7E2C	7:0	Default : 0x00	Access : R/W
(7E2Ch)	PWRHLD_PASSWD[7:0]	7:0	Power hold password register password when the first power hold to active.  8'hA5: power hold to active.	er: cpu need to set this wer on.
0Bh	REG7E2D	7:0	Default : 0x00	Access : RO
(7E2Dh)	-	7:2	Reserved.	
(0)	PMU_SUSPEND_FLAG	1	Pmu suspend flag.	
	PMU_ACTIVE_FLAG	0	Pmu active flag.	
0Ch	REG7E30	7:0	Default : 0x00	Access : R/W
(7E30h)	WAIT_TIME[7:0]	7:0	Set wait time for exit sleep r	mode.
0Ch	REG7E31	7:0	Default : 0x00	Access : R/W
(7E31h)	WAIT_TIME[15:8]	7:0	See description of '7E30h'.	

7:0

Default: 0x00

Access: RO



)OC	No .	2011010027	

PMU Reg	ister (Bank = 3F)			
Index (Absolute)	Mnemonic	Bit	Description	
(7E34h)	WAKEUP_SRC_OUT_VAL[7:0]	7:0	Pmu wakeup source output v [15]: USB_CID_OUT. [14]: MS_INS_OUT. [13]: SD_CDZ_OUT. [12:2]:GPIO_OUT. [1]: KEY0_OUT. [0]: TP_OUT.	value.
0Dh	REG7E35	7:0	Default : 0x00	Access : RO
(7E35h)	WAKEUP_SRC_OUT_VAL[15:8]	7:0	See description of '7E34h'.	
0Eh (7E38h)	PMU_STATE[7:0]	<b>7:0</b> 7:0	Pmu fsm state. [0]: DDR3 or not. [4]: Charger short or not. [5]: Buck1 once bad or not.	Access : RO
0Eh	REG7E39	7:0	Default: 0x00	Access : RO
(7E39h)	PMU_STATE[15:8]	7:0	See description of '7E38h'.	
-	REG7E3C	7:0	Default : 0x00	Access : R/W
(7E3Ch)	- DDR_CTRL_VAL	6	Reserved.  DDR I/O control under self-role.  O: Non-gating DDR I/O.  1: Gating DDR I/O.	efresh mode.
	DDR_CTRL_SEL	5	DDR I/O control under self-rough atop control.  1: SW register control.	efresh mode.
Sign	SLFRSH_CTRL	4	DDR I/O control. 0: Normal path. 1: Self-refresh path.	
	DBBUS_SEL[3:0]	3:0	Debug bus selection.	
0Fh	REG7E3D	7:0	Default : 0x00	Access : R/W
(7E3Dh)	-	7:6	Reserved.	
	CLSDINMUX[5:0]	5:0	ClassD mux.	
10h	REG7E40	7:0	Default : 0x00	Access : R/W
(7E40h)	RIU_CKSUM_PROT_OFF[7:0]	7:0	Key to off riu_cksum_prot (h	51685168).
10h	REG7E41	7:0	Default : 0x00	Access : R/W
(7E41h)	RIU_CKSUM_PROT_OFF[15:8]	7:0	See description of '7E40h'.	
11h	REG7E44	7:0	Default : 0x00	Access : R/W



PMII Regi	ister (Bank = 3F)			
Index (Absolute)	Mnemonic	Bit	Description	
(7E44h)	RIU_CKSUM_PROT_OFF[23:16]	7:0	See description of '7E40h'.	
11h	REG7E45	7:0	Default : 0x00	Access : R/W
(7E45h)	RIU_CKSUM_PROT_OFF[31:24]	7:0	See description of '7E40h'.	
13h	REG7E4C	7:0	Default: 0x00	Access : R/W
(7E4Ch)	VBST_PWM	7	Boost PWM control by host w	when VBST_PWM_en=0.
	VBST_PWM_EN	6	Boost internal PWM enable. 0: Disable 1: enable.	C,O+1
	VBST_PWM_PERIOD	5	Boost PWM Ferequence select QOFF: (0:200Hz 1:100Hz). DIM: (0:200KHz 1:100KHz).	ct.
	VBST_PWM_RATIO[3:0]	4:1	Boost PWM Duty Control. 0000: OFF. 0001: 6.7%. 0010: 13.4%,,1111: 10	0%.
	BST_EN	0	Boost enable. 1: ON. 0: OFF.	
13h	REG7E4D	7:0	Default: 0x9D	Access : R/W
(7E4Dh)	BST_FB_SEL	7	EA output clamping. 1: Enable (default). 0: Disable.	
Sto	BSTLVL[1:0]	6:5	Boost output voltage selection diver. 00: 5V. 01: 5.2V. 10: 4.8V. 11: 4.5V.	n for 5V application with INT
40)	BST_VCL_SEL	4	Clamp voltage for slope composition of the composition of the contract of the	770mA).
	BST_COMP[2:0]	3:1	Boost slope compensation (0 010:0.3V/us, 011:0.4V/us, 10 110: 0.7V/us, 111:0.8V/us).	
	VBST_PWM_INV	0	Inverse PWM signal.	<u> </u>
14h	REG7E50	7:0	Default: 0x10	Access : R/W



DIS_SLOPECOMP

QOFF_USE_PWM

BST_SEL_VDIM[1:0]

<b>PMU Reg</b>	ister (Bank = 3F)		
Index (Absolute)	Mnemonic	Bit	Description
(7E50h)	BST_SEL_DIM_REF[2:0]	7:5	Error amp reference voltage selection:.  00000: 1V
	BST_OVP_EN	4	Over voltage protection control.  0: OFF 1:ON.
	BSTCP[3:0]	3:0	Boost internal compensation. [3:2], 00:100K, 01:60K, 10:40K, 00:20K. [1:0]: EA output clamping level. [1:0]=2'b00: 0.7+VGS. [1:0]=2'b01: 0.8+VGS. [1:0]=2'b10: 0.9+VGS. [1:0]=2'b11: 1.0+VGS.
14h	REG7E51	7:0	Default : 0x00 Access : R/W
(7E51h)	BST_CLK_SEL	7	Boost clock select. 0: Buck1 clk from FRO. 1: Buck1 clk from MCLK.

80			10: Internal PWM signal. 11: External PWM signal.	
	BST_SEL_DIM_REF[4:3]	1:0	See description of '7E50h'.	
18h	REG7E60	7:0	Default: 0x00	Access : R/W
(7E60h)	SW_SPARE0[7:0]	7:0	Pmu spare register (for SW).	
18h	REG7E61	7:0	Default: 0x00	Access : R/W
(7E61h)	SW_SPARE0[15:8]	7:0	See description of '7E60h'.	

6

5

4

3:2

Disable slope compare.

0: To CLK_DIM. 1: To QOFF.

01: Not allowed.

Reserved.

Boost PWM use by QOFF.

Analog dimming control source selection. 11: No path to PAD, pull high to error amp.



ister (Bank = 3F)			
Mnemonic	Bit	Description	
REG7E64	7:0	Default : 0x00	Access : R/W
SW_SPARE1[7:0]	7:0	Pmu spare register (for SW)	).
REG7E65	7:0	Default : 0x00	Access : R/W
SW_SPARE1[15:8]	7:0	See description of '7E64h'.	
REG7E68	7:0	Default : 0x00	Access : R/W
SW_SPARE2[7:0]	7:0	Pmu spare register (for SW)	).
REG7E69	7:0	Default : 0x00	Access : R/W
SW_SPARE2[15:8]	7:0	See description of '7E68h'.	O
REG7E6C	7:0	Default : 0x00	Access : R/W
SW_SPARE3[7:0]	7:0	Pmu spare register (for SW)	).
REG7E6D	7:0	Default : 0x00	Access : R/W
SW_SPARE3[15:8]	7:0	See description of '7E6Ch'.	
REG7E70	7:0	Default: 0x00	Access : R/W
-	7:3	Reserved.	
WKUP_TIMER_SEL[1:0]		Wakeup delay time. 00: 26 ms. 01: 20 ms. 10: 6 ms. 11: 500 us.	
VBK2_LVL_OV	0	Buck2 voltage level control 0: From hardware strapping 1: From reg_vbk2_lvl.	
REG7E74	7:0	Default : 0xFF	Access : R/W
PMU_PAD_CTRL[7:0]	7:0	[0]: Reg_pm_ms_ins_pe. [1]: Reg_pm_ms_ins_ps. [2]: Reg_pm_sd_cdz_pe. [3]: Reg_pm_sd_cdz_ps. [4]: Reg_gpio_g00_pe. [5]: Reg_gpio_g00_ps. [6]: Reg_gpio_g01_pe. [7]: Reg_gpio_g01_ps. [8]: Reg_gpio_g02_pe. [9]: Reg_gpio_g02_pe. [10]: Reg_gpio_g03_pe.	
	Mnemonic           REG7E64           SW_SPARE1[7:0]           REG7E65           SW_SPARE1[15:8]           REG7E68           SW_SPARE2[7:0]           REG7E69           SW_SPARE2[15:8]           REG7E6C           SW_SPARE3[7:0]           REG7E6D           SW_SPARE3[15:8]           REG7E70           -           WKUP_TIMER_SEL[1:0]           VBK2_LVL_OV           REG7E74	REG7E64       7:0         SW_SPARE1[7:0]       7:0         REG7E65       7:0         SW_SPARE1[15:8]       7:0         REG7E68       7:0         SW_SPARE2[7:0]       7:0         REG7E69       7:0         SW_SPARE2[15:8]       7:0         REG7E6C       7:0         SW_SPARE3[7:0]       7:0         REG7E6D       7:0         SW_SPARE3[15:8]       7:0         REG7E70       7:0         -       7:3         WKUP_TIMER_SEL[1:0]       2:1         VBK2_LVL_OV       0         REG7E74       7:0	Mnemonic         Bit         Description           REG7E64         7:0         Default : 0x00           SW_SPARE1[7:0]         7:0         Pmu spare register (for SW, ged escription of '7E64h'.           REG7E65         7:0         Default : 0x00           SW_SPARE1[15:8]         7:0         See description of '7E64h'.           REG7E68         7:0         Default : 0x00           SW_SPARE2[15:8]         7:0         Default : 0x00           SW_SPARE3[7:0]         7:0         Pmu spare register (for SW, ged escription of '7E68h'.           REG7E6D         7:0         Default : 0x00           SW_SPARE3[15:8]         7:0         See description of '7E6Ch'.           REG7E70         7:0         Default : 0x00           SW_SPARE3[15:8]         7:0         See description of '7E6Ch'.           REG7E70         7:0         Default : 0x00           WKUP_TIMER_SEL[1:0]         2:1         Wakeup delay time.           00: 26 ms.         01: 20 ms.         10: 6 ms.           11: 500 us.         11: 500 us.           VBK2_LVL_OV         0         Buck2 voltage level control on the regular of the



PMU Reg	PMU Register (Bank = 3F)					
Index (Absolute)	Mnemonic	Bit	Description			
1Dh	REG7E75	7:0	Default : 0xFF	Access : R/W		
(7E75h)	-	7:4	Reserved.			
	PMU_PAD_CTRL[11:8]	3:0	See description of '7E74h'.			
27h	REG7E9C	7:0	Default : 0x00	Access : RO		
(7E9Ch)	-	7:5	Reserved.			
	CLK32K_FLAG	4	32k flag.			
	-	3:0	Reserved.	~ O ' '		
34h	REG7ED0	7:0	Default : 0x00	Access : RO, R/W		
(7ED0h)	BK2RAMP_CTRL[1:0]	7:6	Buck2 ramp control.			
	MEM_RAMP_TARGET[4:0]  MEM_RAMP_STEP	5:1	MEM LDO ramping target (when DRM=1).  00000: -100 mV.  00001: -150 mV.  00010: -200 mV.  00100: -300 mV.  00100: -350 mV.  00110: -400 mV.  00111: -450 mV.  01000: -500 mV.  01001: -550 mV.  01001: -550 mV.  01001: -550 mV.  01010: -600 mV.  Others: -100 mV.  MEM LDO ramping step.  0: 50mV 1: 100mV.			
34h	REG7ED1	7:0	Default : 0x00	Access : RO		
(7ED1h)		7:3	Reserved.			
	BK2RAMP_CTRL[4:2]	2:0	See description of '7ED0h'.	T		
42h	REG7F08	7:0	Default : 0x01	Access : R/W		
(7F08h)	- *	7:2	Reserved.			
<b>*</b>	VL_S_EN	1	VL enable in suspend mode.			
	VL_A_EN	0	VL enable in active mode. VL need enable before buck enable.			
44h	REG7F10	7:0	Default : 0x10	Access : R/W		
(7F10h)	-	7:6	Reserved.			
	FRO_S_EN	5	FRO enable at suspend mode	e.		



PMU Register (Bank = 3F) **Index Mnemonic Bit Description** (Absolute) FRO_A_EN 4 FRO enable at active mode. FRO_CLK_ADJ[3:0] 3:0 Fro clock adjust. //default from efuse[15:12]. Can be over write by set reg_level_ov_en=1, 45h 7:0 Default: 0x20 REG7F14 Access: R/W (7F14h) LDOVPER1_D_TIME[1:0] 7:6 Standby mode turn-off delay time. 00: 0us. 01: 250us. 10: 500us. 11: 1ms. LDOVPER1_S_LQ 5 Enable Ido_vper1 Low-Quiescent mode in suspend mode. 4 LDOVPER1_S_EN Enable Ido_vper1 in suspend mode. LDOVPER1_VSET[1:0] 3:2 Select output voltage level, (user ldo_150m_hv). 00: 2.9V. 01: 1.2V. 10: 2.8V. 11: 3.2V. LDOVPER1_A_LQ Enable Ido_vper1 Low-Quiescent mode in acitye mode.

	LDOVPER1_A_EN	0	Enable Ido_vper1 in active mode.	
45h	REG7F15	7:0	Default : 0x20	Access : R/W
(7F15h)	LDOVPER2_D_TIME[1:0]	7:6	Standby mode turn-off delay time. 00: 0us. 01: 250us. 10: 500us.	
× C	LDOVDED3 C LO		11: 1ms.	
	LDOVPER2_S_LQ	5	Enable Ido_vper2 Low-Quieso	cent mode in suspend mode.
	LDOVPER2_S_EN	4	Enable Ido_vper2 in standby	mode.
40	LDOVPER2_VSET[1:0]	3:2	· · · · · · · · · · · · · · · · · · ·	
	LDOVPER2_A_LQ	1		
	LDOVPER2_A_EN	0	Enable Ido_vper2 in active mode.	
46h	REG7F18	7:0	Default : 0x21	Access : R/W
	<u>'</u>		<u>'</u>	-



PMU Reg	PMU Register (Bank = 3F)					
Index (Absolute)	Mnemonic	Bit	Description			
(7F18h)	LDOVPER3_D_TIME[1:0]	7:6	Standby mode turn-off delay time. 00: 0us. 01: 250us. 10: 500us. 11: 1ms.			
	LDOVPER3_S_LQ	5	Enable Ido_vper3 Low-Quies	cent mode in suspend mode.		
	LDOVPER3_S_EN	4	Enable Ido_vper3 in suspend mode.			
	LDOVPER3_VSET[1:0]	3:2	Select output voltage level, (user Ido_150m_lv).  // default from efuse[23:22],.  Can be over write by set reg_level_ov_en=1 ,.  00: 2.9V.  01: 1.8V.  10: 2.8V.  11: 3.2V.			
	LDOVPER3_A_LQ	1	Enalbe Ido_vper3 Low-Quies	cent mode in acitve mode.		
	LDOVPER3_A_EN	0	Enable Ido_vper3 in active mode.			
47h	REG7F1C	7:0	Default : 0x00	Access: RO, R/W		
(7F1Ch)	BUCK2_PTEST	7	Buck2 PMOS RON test mode			
	BUCK2_TEST[1:0]	6:5	Buck2 test mode.			
	BK1_OCP_FLAG	4	BUCK1 short circuit flag, read	ircuit flag, read only.		
	BUCK1_CLK_OK	3	BUCK1 clock OK flag.			
	BUCK1_PTEST	2	Buck1 PMOS RON test mode	•		
	BUCK1_TEST[1:0]	1:0	Buck1 test mode.			
47h	REG7F1D	7:0	Default: 0x00	Access: RO, R/W		
(7F1Dh)	REF_VBK1OK	7	BUCK1 reference is OK.			
5	4, 70	6	Reserved.			
40	SEL_STDLDO2_REF	5	Select STDLDO2 reference voltage. 0: VSTD = 1.7V. 1: VSTD = 1.8V.			
<b>*</b>	PG_VBK2	4	Buck2 power good.			
	PG_VBK1	3	Buck1 power good.			
	VREFSTD2_TEST	2	Test mode select, output VR	EFSTD2.		
	BK2_OCP_FLAG	1	BUCK2 short circuit flag, read	d only.		
	BUCK2_CLK_OK 0 BUCK2 clock OK flag.					
48h	REG7F20	7:0	Default : 0x21	Access : R/W		



Doc. No.: 20110	nductor <b>E</b>				
PMU Reg	ister (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
(7F20h)	BUCK1_SC[1:0]	7:6	Buck1 Slop Compensation se 000: 0.2v/us 001: 0.3v/us 100: 0.6v/us 101: 0.7v/us	010: 0.4v/us 011: 0.5v/us.	
	BUCK1_FPWM	5	Buck1 operation mode contro	ol.	
	BUCK1_CLK_SEL	4	Buck1 clock select.  0: Buck1 clk from FRO.  1: Buck1 clk from MCLK.		
	BUCK1_SS_OFF	3	Buck1 soft_start off control /	/ECO U01 change to 0.	
	-	2	Reserved.		
	BUCK1_S_EN	1	Enable buck1 in suspend mode.		
	BUCK1_A_EN	0	Enable buck1 in active mode.		
48h	REG7F21	7:0	Default : 0x18	Access : R/W	
(7F21h)	VBK1_LVL[2:0]	7:5	Buck1 voltage level control.         000: 1.20v       001: 1.25v       010: 1.30v       011: 1.35v.         100: X       101: 1.05v       110: 1.10v       111: 1.15v.		
	BUCK1_OCP_SEL[1:0]	4:3	Buck1 OCP current select (over current protect level). 00: 600mA 01:700mA 10:800mA 11:900mA.		
	BUCK1_INT_COMP[1:0]	2:1	Buck1 internal compensation 00: Ceq=200pF Req=40kohr 01: Ceq=400pF Req=40kohr 00: Ceq=200pF Req=60kohr 11: OFF Cboost.	n. n.	
	BUCK1_SC[2]	0	See description of '7F20h'.		
49h	REG7F24	7:0	Default : 0x08	Access : R/W	
(7F24h)	PM_RAMP_STEP	7	PM LDO ramping step. 0: 50mV 1: 100mV.		
	-	6:4	Reserved.		
	PMLDO_S_LQ	3	Enable Ido_pm Low-Quiescer	nt mode in suspend mode.	
1	PMLDO_A_LQ	2	Enable Ido_pm Low-Quiescer	nt mode in active mode.	
		1:0	Reserved.	T	
49h	REG7F25	7:0	Default : 0x00	Access : R/W	
(7F25h)	BUCK_TD_CTRL[1:0]	7:6	Buck dead time control.  00: 10 ns 01/10: 7 ns 11	L: 3ns.	
	VREFSTD1_TEST	5	Test mode select, output VR	EFSTD1.	

1/5/2011



PMU Reg	ister (Bank = 3F)			
Index (Absolute)	Mnemonic	Bit	Description	
	PM_RAMP_TARGET[4:0]	4:0	PM LDO ramping target (when 00000: -100 mV. 00001: -150 mV. 00010: -200 mV. 00101: -250 mV. 00100: -300 mV. 00101: -350 mV. 00110: -400 mV. 00111: -450 mV. 01000: -500 mV. 01001: -550 mV. 01010: -600 mV. 0thers: -100 mV.	en DRM=1).
4Ah	REG7F28	7:0	Default : 0x61	Access : R/W
(7F28h)	BUCK2_SC[1:0]	7:6	Buck2 Slop Compensation sel 000: 0.2v/us 001: 0.3v/us 100: 0.6v/us 101: 0.7v/us	010: 0.4v/us 011: 0.5v/us.
	BUCK2_FPWM	5	Buck2 operation mode contro	ol.
	BUCK2_CLK_SEL	4	Buck2 clock select.  0: Buck2 clk from FRO.  1: Buck2 clk from MCLK.	
	- 0	3	Reserved.	
	BUCK2_SS_OFF	2	Buck2 soft_start off control //	/ECO U01 change to 0.
	BUCK2_S_EN	1	Enable buck2 in suspend mod	de.
	BUCK2_A_EN	0	Enable buck2 in active mode.	
4Ah	REG7F29	7:0	Default : 0x18	Access : R/W
(7F29h)	VBK2_LVL[2:0]	7:5	Buck2 voltage level control. 000: 1.8V. 001: 1.5V. 010: 1.85V. 011: 1.55V. 100: 1.9V. 101: 1.6V. 110: 1.75V. 111: 1.45V.	
	BUCK2_OCP_SEL[1:0]	4:3	Buck2 OCP current select (ov 00: 600mA 01:700mA 10:800	•



) )	No.	201101002	) /

PMU Reg	PMU Register (Bank = 3F)					
Index (Absolute)	Mnemonic	Bit	Description			
	BUCK2_INT_COMP[1:0]	2:1	Buck2 internal compensation select.  00: Ceq=200pF Req=40kohm.  01: Ceq=400pF Req=40kohm.  00: Ceq=200pF Req=60kohm.  11: OFF Cboost.			
	BUCK2_SC[2]	0	See description of '7F28h'.			
5Ch	REG7F70	7:0	Default : 0x00	Access : RO		
(7F70h)	PMU_TESTBUS[7:0]	7:0	Pmu testbus : selection by re	eg_dbbus_sel.		
5Ch	REG7F71	7:0	Default : 0x00	Access : RO		
(7F71h)	PMU_TESTBUS[15:8]	7:0	See description of '7F70h'.	<del>,</del>		
5Dh	REG7F74	7:0	Default : 0x00	Access : RO		
(7F74h)	PMU_TESTBUS[23:16]	7:0	See description of '7F70h'.			
5Fh	REG7F7C	7:0	Default : 0x00	Access : RO		
(7F7Ch)	RESERVED_STATUS[7:0]	7:0	Read only reserved status [15:0] = 16'b0.			
5Fh	REG7F7D	7:0	Default : 0x00	Access : RO		
(7F7Dh)	RESERVED_STATUS[15:8]	7:0	See description of '7F7Ch'.			
60h	REG7F80	7:0	Default: 0x01	Access : R/W		
(7F80h)	CHRG_FB_SEL	7	Charger feedback voltage se 1:fromVBAT.	lection 0: from VSYS;		
	ENVBAT_MEAS	6	Enable measuring VBAT.			
	EN_PRECHARGE	5	Enable pre-charger block.			
		4:2	Reserved.			
	CLED_PWM	1	PWM is controlled by CPU wi	nen CLED_PWM_en =0.		
	EN_CLED	0	Enable Charger LED Driver.	T		
60h	REG7F81	7:0	Default : 0x00	Access : R/W		
(7F81h)	CVTARGET[1:0]	7:6	CV level selection.			
00: 4.2V.						
			01: 4.3V. 10: 4.1V.			
4			11: 4.0V.			



PMU Register (Bank = 3F)					
Index (Absolute)	Mnemonic	Bit	Description		
	CCTARGET[2:0]	5:3	Charging current selection. 000: 500mA. 001: 750mA. 010: 900mA. 011: 1000mA. 100: 100mA. 101: 200mA. 111: 400mA.	CO.1	
	CHRGOFF CCTARGET_SEL	1	Disable Charger function; 0: enable 1: disable.  Cctarget selection.  0: Cctarget will be force 500mA when PMTEST=1; cctarget reg_cctarget when PMTEST=0.  1: Cctarget from reg_cctarget.		
	CV_SEL	0	CV level selection; 0: CV leve	l = 3.67V; 1: CV level = 4.2V.	
61h (7F84h)	REG7F84 VBAT_LVL2	<b>7:0</b>	VBAT voltage level flag. (VBAT>3.1V).	Access : RO, R/W	
	VBAT_LVL1	6	VBAT voltage level flag. (VBAT>2.6V).		
	ADA_EXIST	5	Adapter plug-in flag. 1. High: Plug-in. 2. Low: No plug-in.		
	VBATOK	4	Battery ok flag from PM_logi		
•				C.	
70	CS_GAIN	3	Current source gain adjustme		
	CS_GAIN OFST_TST				
Sto		3	Current source gain adjustme	ent.	
Sto	OFST_TST PD_AUTO CHARGE_CTRL_PULSE	3 2	Current source gain adjustment offset voltage test mode.  Power down auto-zero CS ar	ent. nplifier.	
61h	OFST_TST PD_AUTO	3 2 1	Current source gain adjustment offset voltage test mode.  Power down auto-zero CS ard 0> on, 1> off.	ent. nplifier.	
61h (7F85h)	OFST_TST PD_AUTO CHARGE_CTRL_PULSE	3 2 1	Current source gain adjustment offset voltage test mode.  Power down auto-zero CS ard 0> on, 1> off.  Enable pulse for reg_chrgoff	ent.  nplifier.  , reg_cctarget.  Access: RO, R/W	
	OFST_TST PD_AUTO CHARGE_CTRL_PULSE REG7F85 -	3 2 1 0 <b>7:0</b> 7	Current source gain adjustment offset voltage test mode.  Power down auto-zero CS ar 0> on, 1> off.  Enable pulse for reg_chrgoff  Default: 0x00  Reserved.  Pull low gate voltage of exte 0: Gate voltage pull high.	ent.  nplifier.  , reg_cctarget.  Access: RO, R/W  rnal PMOS.	

1/5/2011



PMU Reg	ister (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
	VBAT_V3P0_OK	3	Vbattery 3.0 v ok flag.		
	VBAT_V2P8_OK	2	Vbattery 2.8 v ok flag.		
	CHRG_PGIN	1	Charger plug-in interrupt (RTC domain). High: Plug-in. Low plug-out.		
	CHRG_OVER_V	0	Adapter voltage over voltage (Vadapter>6V).	e flag.	
62h	REG7F88	7:0	Default : 0x00	Access : R/W	
(7F88h)	ABBRESET_PASSWD[7:0]	7:0	PAD password for enable PAD_ABBRESET. All zero is enable (from pad). Not all zero; PAD_ABBRESET will be disable (ABBRESET = 0).		
63h	REG7F8C	7:0	Default : 0x00	Access : R/W	
(7F8Ch)	PHONE_OFF_PASSWD[7:0]	7:0	Phone off pass word; with reg_phone_off and reg_phone_off_lockb.  All one is enable.  Not all one is disable.		
63h	REG7F8D	7:0	Default : 0x00	Access : R/W	
(7F8Dh)	-	7:2	Reserved.		
	PHONE_OFF_LOCKB	1	Enable reg_PHONE_OFF fun 0: Disable reg_PHONE_OFF.	Enable reg_PHONE_OFF funtion.	
	(9,0)	0	1: Enable reg_PHONE_OFF.		
	PHONE_OFF	0	Enable turn off phone.		
64h	REG7F90	7:0	Default : 0x00	Access : R/W	
(7F90h)	LEVEL_OV_EN	7	All level control override ena	ble (0: disable; 1: enable).	
5	477	6:5	Reserved.		
40	BAT_NO_OK_TURNOFF	4	When vbat <2.8v bat is not ok.  0: Battery < 2.8v will not turn off phone.  1: Battery < 2.8v turn off phone.		
	BAT_OK_TIME_SEL	3	Select vbat ok debounce clo		
			0: Use 2ms debounce. 1: Use 16ms debounce.		
	-	2:1	Reserved.		
	SUSPD_EN	0	Enable master suspend func	tion.	
64h	REG7F91	7:0	Default : 0x40	Access : R/W	
(7F91h)	-	7	Reserved.		



PMU Reg	PMU Register (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
	PMU_DIG_RSTZ	6	Pmu soft ware reset for irq. Ldo soft start, pwm. 0: Reset. 1: Release.		
	-	5:2	Reserved.		
	STD_TIME_STEP[1:0]	1:0	Standby mode entry/exit time step. 00: 125 us (default). 01: 250 us. 10: 500 us. 11: (reserved).		
65h	REG7F94	7:0	Default : 0x00	Access : RO	
(7F94h)	PMTEST	7	PAD PM_TEST flag to pmu_f	sm.	
	PIN_PWRHLD	6	PAD PWRHLD flag to pmu_fsm.		
	PMU_OFF	<b>5</b>	PMU_OFF flag.		
	PIN_STDBYN_M	4	<ul><li>4 Master standby_n flag.</li><li>3 Charger plug in flag.</li><li>2 Battery on flag.</li></ul>		
	CHGDET_DEBOUNCE	3			
	BAT_ON_DEBOUNCE	2			
	ONOFF_APPEAR	1	ONOFF_APPEAR from rtc_fsr	m to pmu_fsm.	
	PMU_FSM_EN	0	PMU_FSM_EN from rtc_fsm	to pmu_fsm.	
65h	REG7F95	7:0	Default : 0x00	Access : RO	
(7F95h)	- 60 0'	7:6	Reserved.		
	BK1RAMP_CTRL[4:0]	5:1	Buck ramp control.		
	REF_BKLDOOK	0	Refgen and buck Ido ok flag.		
66h	REG7F98	7:0	Default : 0x00	Access : RO	
(7F98h)	PMU_FSM_STATUS[7;0]	7:0	Pmu_fsm state[23:8]. [17:0] : pmu_state. [31:18]: reserved.		
66h	REG7F99	7:0	Default : 0x00	Access : RO	
(7F99h)	PMU_FSM_STATUS[15:8]	7:0	See description of '7F98h'.		
67h	REG7F9C	7:0	Default : 0x00	Access : RO	
(7F9Ch)	PMU_FSM_STATUS[23:16]	7:0	See description of '7F98h'.	_	
67h	REG7F9D	7:0	Default : 0x00	Access : RO	
(7F9Dh)	PMU_FSM_STATUS[31:24]	7:0	See description of '7F98h'.		
68h	REG7FA0	7:0	Default : 0x00	Access : RO	



	PMU Register (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
(7FA0h)	SUSPEND_STATUS[7:0]	7:0	M suspend fsm and status. [8:0]: m_state. [15:9]: reseverd.		
68h	REG7FA1	7:0	Default : 0x00	Access : RO	
(7FA1h)	SUSPEND_STATUS[15:8]	7:0	See description of '7FA0h'.		
69h	REG7FA4	7:0	Default : 0x00	Access : R/W	
(7FA4h)	KEYOFF_TIME_OUT[7:0]	7:0	Time out value for ON/OFF button shut-down.		
69h	REG7FA5	7:0	Default : 0x00	Access : R/W	
(7FA5h)	-	7:5	Reserved.		
	KEYOFF_TIMER_CLEAR	4	Clear timer of ON/OFF button.		
	KEYOFF_TIMER_EN	3	Enable press ON/OFF button for force shut-down.		
	KEYOFF_TIME_OUT[10:8]	2:0	See description of '7FA4h'.		
6Ah	REG7FA8	7:0	Default: 0x00	Access : R/W	
(7FA8h)	-	7:6	Reserved.		
	EN_TM_OUTBUF	5	Output buffer enable.		
	SEL_TMUX[4:0]	4:0	Tmmux selection.		
6Bh	REG7FAC	7:0	Default: 0x00	Access : R/W	
(7FACh)	CLASSD_TST[7:0]	7:0	ClassD test register.		
6Bh	REG7FAD	7:0	Default: 0x00	Access : R/W	
(7FADh)	- 60 0	7	Reserved.		
	CLASSD_CLK_SEL	6	ClassD clock select. 0: Buck1 clk from FRO. 1: Buck1 clk from MCLK.		
60	CLASSD_ISEL[5:0]	5:0	Select the bias current:. ISEL[1:0]: PGA OP. ISEL[3:2]: Modulator OP. ISEL[5:4]: Trigen OP. 00: 20uA. 01: 10uA. 10: 40uA. 11: 30uA.		
6Ch	REG7FB0	7:0	Default : 0x00	Access: R/W	



	oc. No.: 2011010027  PMU Register (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
(7FB0h)	CLASSD_OCP_SEL	7	(CLASSD_MOD_18_2). Enable ClassD OCP modification circuit. 0: Off. 1: Enable.		
	CLASSD_DIS_OCP	6	(CLASSD_MOD_DRIVER_18_0). ClassD Over current protection disable. 0: Enable OCP. 1: Disable OCP.		
	CLASSD_DRV_SLEW	5	(CLASSD_MOD_DRIVER_18_1). Output driver slew rate control (No connect).		
0: On. 1: Disable.  CLASSD_CLK_DIV2  3 (CLASSD_TRI_18_1). ClassD CLK DIV 2X. 0: CLK/4 (2.4MHz, triangle		4	Disable classD modulator VCM modification resistor.  0: On.		
	CLASSD_BIAS_SEL[1:0]	2:1	(CLASSD_TRI_18_0 CLASSD_MOD_DRIVER_18_2). ClassD bias current ratio selection. 00: 1X. 01: OFF. 10: 1.5X. 11: 0.5X.		
× O	CLASSD_EN  0 ClassD enable. 0: ClassD off. 1: ClassD on.		0: ClassD off.		
6Ch	REG7FB1	7:0	Default: 0x01 Access: RO, R/W		
(7FB1h)	-	7	Reserved.		
(0.5)	PD_CLASSD	6			
	OCP_CLASSD	5			
	PGA_MUTE	4			
	CLASSD_MOD_GAIN_SEL	3	ClassD gain selection. 0: 2X. 1: 4X.		



	PMU Register (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
	CLASSD_BYP_MOD	2	(CLASSD_TRI_18_2). Bypass ClassD modulator (Note: 1: Bypass modulator.	o connect).	
	RSET_OCP_STAT	1	Clear OCP flag.  0: No action.  1: Clear OCP flag, OCP_CLAS	SSD_=0.	
CLASSD_MUTE  0 ClassD mute control. 0: Normal operation. 1: Mute.		0: Normal operation.	Co		
6Dh	REG7FB4	7:0	Default : 0x00	Access : R/W	
(7FB4h)	PD_CD	7	Reserved.		
	EN_LINE_BYP	6	Enable lineout signal bypass to PADs.		
	EN_MX_LINE	5	Enable lineout driver signal input.		
	LINE_MUTE	4	Enable mute control of lineout amplifier.		
LINE_DRGN[2:0]		3:1	Gain setting for lineout driver gain.  000: 0dB, gain=1.  001: -4.4dB, gain=0.6.  010: 1.6dB, gain=1.2.  011: 3dB, gain= 1.4.  100: 6dB, gain=2.  101: 9dB, gain=2.8.  110: 10dB, gain=3.4.  111: 12dB, gain= 4.		
	EN_DRVER_TOT	0	Reserved.		
6Dh	REG7FB5	7:0	Default : 0x00	Access : R/W	
(7FB5h)	-4	7:4	Reserved.		
	EN_LINE_DIS	3	Lineout discharge path enable.		
40	EN_DRVER[2:0]	2:0	Enable control.  EN_DRVER[0]: lineout amplifier to Class-D.  EN_DRVER[1]: RCV class-AB amplifier.  EN_DRVER[2]: R-string for VCM (1.4V).		
70h	REG7FC0	7:0	Default : 0xFF	Access : R/W	
(7FC0h)	IRQ_MASK[7:0]	7:0	Mask interrupt.		
70h	REG7FC1	7:0	Default : 0xFF	Access : R/W	
(7FC1h)	IRQ_MASK[15:8]	7:0 See description of '7FC0h'.			



(7FC4h) IR	EG7FC4 :Q_MASK[23:16] EG7FC5	<b>7:0</b> 7:0	<b>Default : 0xFF</b> See description of '7FC0h'.	Access : R/W
71h RI		7:0	See description of '7FC0h'.	
(7FCFL)	EG7FC5		-	
(7FC5h) TD		7:0	Default : 0xFF	Access : R/W
· · · · IK	Q_MASK[31:24]	7:0	See description of '7FC0h'.	
72h RI	EG7FC8	7:0	Default : 0x00	Access : R/W
(7FC8h) IR	Q_FORCE[7:0]	7:0	Force interrupt to be 1.	
72h RI	EG7FC9	7:0	Default : 0x00	Access : R/W
( <b>7FC9h)</b> IR	Q_FORCE[15:8]	7:0	See description of '7FC8h'.	<u> </u>
73h RI	EG7FCC	7:0	Default : 0x00	Access : R/W
(7FCCh) IRQ_FORCE[23:16] 7:0 See description of '7FC8h'.				
73h RI	EG7FCD	7:0	Default : 0x00	Access : R/W
(7FCDh) IR	Q_FORCE[31:24]	7:0	See description of '7FC8h'.	
74h RI	EG7FD0	7:0	Default: 0x00	Access : R/W
( <b>7FD0h)</b> IR	Q_CLR[7:0]	7:0	Clear interrupt.	
74h RI	EG7FD1	7:0	Default : 0x00	Access : R/W
( <b>7FD1h)</b> IR	Q_CLR[15:8]	7:0	See description of '7FD0h'.	
75h RI	EG7FD4	7:0	Default: 0x00	Access : R/W
<b>(7FD4h)</b> IR	Q_CLR[23:16]	7:0	See description of '7FD0h'.	
75h RI	EG7FD5	7:0	Default : 0x00	Access : R/W
( <b>7FD5h)</b> IR	Q_CLR[31:24]	7:0	See description of '7FD0h'.	
76h RI	EG7FD8	7:0	Default: 0x00	Access : RO

Doc. No.: 2011010027 - 492 - 1/5/2011



	PMU Register (Bank = 3F)				
Index (Absolute)	Mnemonic	Bit	Description		
(7FD8h)	IRQ_RAW_STATUS[7:0]	7:0	IRQ raw status.  [31]: Reserved.  [30]: Checksum protect.  [29]: USB insertion.  [28]: MS insertion.  [27]: SD card insertion.  [26:16]: GPIO interrupt.  [15]: SAR key detection.  [14]: Touch panel detection.  [13]: RTC alarm.  [12]: ONOFF_PULSE; ONOFF  [11]: KEYOFF_PULSE; ONOFF  [10]: Adaptor_unplug_irq; charg  [8]: Bat_low_irq; battery <3  [7]: No_bat_int; no battery.  [6]: Irq_ocp_classd; CLASS-I  [5]: Irq_pga_mute; AUDIO r  [4]: LDO_ERR_IRQ; LDO ER  [3]: Otp_debounce; refgen of the company of	F KEY push. F KEY release. harger plug-out. her plug-in. hov.  D over current protect. heceiver PGA mute. ROR. hover temperature protect. her over voltage. hick2 over current protect.	
76h	REG7FD9	7:0	Default : 0x00	Access : RO	
(7FD9h)	IRQ_RAW_STATUS[15:8]	7:0	See description of '7FD8h'.		
77h	REG7FDC	7:0	Default : 0x00	Access : RO	
(7FDCh)	IRQ_RAW_STATUS[23:16]	7:0	See description of '7FD8h'.		
77h	REG7FDD	7:0	Default : 0x00	Access : RO	
(7FDDh)	IRQ_RAW_STATUS[31:24]	7:0	See description of '7FD8h'.		
78h	REG7FE0	7:0	Default : 0x00	Access : RO	
(7FE0h)	IRQ_FINAL_STATUS[7:0]	7:0	IRQ final status.		
78h	REG7FE1	7:0	Default : 0x00	Access : RO	
(7FE1h)	IRQ_FINAL_STATUS[15:8]	7:0	See description of '7FE0h'.		
79h	REG7FE4	7:0	Default : 0x00	Access : RO	
(7FE4h)	IRQ_FINAL_STATUS[23:16]	7:0	See description of '7FE0h'.		
79h	REG7FE5	7:0	Default : 0x00	Access : RO	
(7FE5h)	IRQ_FINAL_STATUS[31:24]	7:0	See description of '7FE0h'.		



	ister (Bank = 3F)		1	
Index (Absolute)	· · · · · · · · · · · · · · · · · · ·			
7Ah	REG7FE8	7:0	Default : 0x00	Access : R/W
(7FE8h)	IRQ_POLARITY[7:0]	7:0	Irq source polarity.	
7Ah (7FE9h)	REG7FE9	7:0	Default : 0xC0	Access : R/W
	IRQ_POLARITY[15:8]	7:0	See description of '7FE8h'	
7Bh (7FECh)	REG7FEC	7:0	Default : 0xFF	Access : R/W
	IRQ_POLARITY[23:16]	7:0	See description of '7FE8h'	
7Bh	REG7FED	7:0	Default : 0xFF	Access : R/W
(7FEDh)	IRQ_POLARITY[31:24]	7:0	See description of '7FE8h'	
7Ch (7FF0h)	REG7FF0	7:0	Default : 0x00	Access : R/W
	SDIO_MODE[0]	7	Refer to pad mux table.	
	SD3_MODE[1:0]	6:5	Refer to pad mux table.	
	-	4	Reserved.	
	NF_MODE[2:0]	3:1	Refer to pad mux table.	
	-	0	Reserved.	
7Ch	REG7FF1	7:0	Default : 0x00	Access : R/W
(7FF1h)	-	7:3	Reserved.	
	IDPULLUP	2	Enable USBCID pull-up.	
	USBPHY_MODE	1	IDDIG signal generation source.	
			0: Reg_idpullup (from pmu domain).	
	CYA		1. Usb_idpullup (from core domain).	
	SDIO_MODE[1]	0	See description of '7FF0h'.	
7Dh (7FF4h)	REG7FF4	7:0	Default : 0x00	Access : R/W
	GPIO_G_OUT[7:0]	7:0	The PAD_Is of GPIO.	
7Dh (7555h)	REG7FF5	7:0	Default : 0x00 Access : R/W	
(7FF5h)	- •	7:5	Reserved.	
7.0	GPIO_G_OUT[12:8]	4:0	See description of '7FF4h'.	
7Eh	REG7FF8	7:0	Default : 0xFF	Access : R/W
/ LEXh \	GPIO_G_OEN[7:0]	7:0	The PAD_OENs of GPIO.	
(711011)			Default : 0x1F Access : R/W	
7Eh	REG7FF9	7:0	Default : 0x1F	Access : R/W
(7FF8h) 7Eh (7FF9h)	REG7FF9	<b>7:0</b> 7:5	<b>Default : 0x1F</b> Reserved.	Access : R/W



Ooc. No.: 2011010027

## **REGISTER TABLE REVISION HISTORY**

Date	Bank	Register
01/03/11		Created first version.



Doc. No.: 2011010027 - 495 - 1/5/2011