

Apply To Multi-core Processor Full Integrated Smart Power Management Unit Top Specification

Features

- Three synchronous step-down DCDC converters, can work in PSM (Pulse Skip Mode) and PWM mode, support dynamic voltage scaling operation(DVS).
 - ♦ 2×DCDC Buck Converter(0.6V-3.6V, Up to 1A)
 - ♦ 1×DCDC Buck Converter(0.6V-3.6V, Up to 500mA)

• Eight LDO Regulators

- \Rightarrow 1×low-noise LDO(0.7V-3.4V, Up to 400mA)
- \Rightarrow 1×low-noise LDO(0.7V-3.4V, Up to 200mA)
- \diamond 2×General LDO(0.7V-3.4V, Up to 200mA)
- ♦ 2×General LDO(0.7V-3.4V, Up to 100mA)
- ♦ 1×Mode-optional LDO(0.7V-3.4V, Up to 30mA)
- ♦ 1×General LDO for internal use(3V, Up to 50mA)

Power Path

 Integrated Power Path management function simultaneously and independently powers the system and charges the battery

Charger

- ♦ Supports up to 1A charge current
- ♦ 25-mA minimum charge current
- Programmable charge current with current monitoring output(ISET)

Programmable Function

- Power-up sequence and voltage can be programmed
- Power-down sequence can be programmed
- ♦ Abundant interrupt and wake-up function

Support external ON/OFF KEY

- Support Short-time /long-time key press interrupt and wake-up, which can be disabled
- ♦ Support super long-time key press for reset function

• Abundant Programmable Multi-function GPIOs

Protection

- ♦ Support Under-Voltage Protection(UVP)
- ♦ Support Over-Voltage Protection(OVP)
- ♦ Support Over-Current Protection(OCP)
- Support Over-Temperature Protection(OTP)
- ♦ NTC protection for battery

Low Power Consumption

- ♦ 30 μA
- Application Processor Interface

- ♦ I2C @200KHz MAX
- ♦ POR(Power OK for Reset)
- ♦ Interrupt Programmable

Package

Description

The IP6303 is an integrated power management IC which is full-integration, high efficiency and cost effective. It can be dedicated to multi-core processor application.

The device includes three programmable synchronous step-down DCDC converters which has 12.5mV minimum step, 2.0MHz highest switching frequency, up to 95% operation efficiency and 1.5A maximum load capacity. It can provide abundant stable energy for multiple processors, memorizers, peripheral equipment and other linear regulators. Base on the mission requirement the processor can control the voltage through I2C interface (DVS) for optimum power savings. In addition, the device contains eight LDO regulators. Six of the LDOs have their own input pin and programmable output voltage function. One normally enable LDO provides power for inner circuit.

Not only the default power-up and power-down sequence but also the default power voltage of all the power source can be programmed.

The IP6303 provide up to 1A charger current and as low as 25mA for Small capacity battery. In addition, the device integrates High precision ADC.


The IP6303 provide various kinds of interrupts and wake-up function. It also provides necessary protections, such as Under-Voltage Protection (UVP), Over-Voltage Protection (OVP), Over-Current Protection (OCP), Over-Temperature Protection (OTP).



Applications


- ♦ Tablet PC
- ♦ E-book
- ♦ Navigator

- Smart Home
 - ♦ Set Top Box(STB), the network broadcast box
 - ♦ Smart TV, Intelligent routers
- Security and protection monitoring
 - ♦ Car Recorder
 - ♦ Sport DV
- Portable devices





PIN Description



Pin name	Pin number	Pin description
SCK	1	Clock pin for serial interface, normally it connect a 2.2K resistor to 3.3V I/O power
SDA	~	Data pin for serial interface, normally it connect a 2.2K resistor to 3.3V I/O power
LDO7	3	Output Pin of LDO7
LDQ6	4	Output Pin of LDO6
LDO5	5	Output Pin of LDO5
LDOVIN2	6	LDO 4/5/6/7 input source
NTC	7	NTC Pin
IRQ	8	IRQ output
IRQS	9	IRQ wakeup signal input
ONOFF	10	ONOFF button input
BAT	11	Low voltage power input source (Li-Battery etc.)
VSYS	12	Power Path output
VBUS	13	High voltage power input source (5V Adapter etc.)
SLDO1	14	Output Pin of SLDO1
SVCC	15	Output Pin of SVCC

Email: service@injoinic.com 3 / 54 Version 1.0



DC3FB	16	DCDC3 feedback pin
DC3VIN	17	DCDC3 input source
DC3LX	18	DCDC3 switch output
DC1LX	19	DCDC1 switch output
DC1VIN	20	DCDC1 input source
DC1FB	21	DCDC1 feedback pin
GPIO1	22	GPIO1
DC2VSEL	23	DCDC2 voltage select pin
CHGLED	24	Charger LED control pin
LDO3	25	Output Pin of LDO3
LDOVIN1	26	LDO 2/3 input source
LDO2	27	Output Pin of LDO2
VREF	28	Output Pin of Referance voltage
DC2FB	29	DCDC2 feedback pin
DC2VIN	30	DCDC2 input source
DC2LX	31	DCDC2 switch output
POR	32	Power good indication output

Absolute Maximum Ratings

PARAMETER	Value	UNITS
Voltage range on pins: VBUS, SYS, LDOVIN1 , LDOVIN2 , DC1VIN, DC2VIN, DC3VIN	-0.3 ~ 6	V
Operating Temperature Range , T _A	-40 ~ 85	$^{\circ}$ C
Junction Temperature Range, T _J	-40 ~ 150	$^{\circ}$ C
Storage temperature after soldering	-60 ~ 150	$^{\circ}$ C
Maximum ESD stress voltage, Human Body Model	>4K	V

Tel Mr.Chen:15992663405 4 / **54** Version 1.0



Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I _{sleep} : SLEEP Mode Current	Deep-Sleep state		30		μΑ
V _{IL} : Logic Low Input Voltage				0.7	V
V _{IH} : Logic High Input Voltage		1.2			V

I2C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ADDRESS	Default		0x60	1	
f _{SCK} : Clock Operating Frequency			200	400	KHz

8-bit ADC

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
	V _{BAT}	0.5		4.5	V
Panga of Channals	I _{CHG}	0		1000	mA
Range of Channels	I _{BAT}	0		3000	mA
	V _{GP1} , V _{GP2}	-0.5		3.5	V
f _{ADC}			500		KHz

Power Path

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
BAT→VSYS				100		mΩ
VBUS→VSYS	1			160		mΩ

Charger

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{CHGIN} : Input voltage		3		5.5	V
I _{CHG}		25		1000	mA
	CGENDV = 11		4.40		
V A	CGENDV = 10		4.35		V
V _{CHG}	CGENDV = 01		4.30		V
	CGENDV = 00		4.20		

DCDC1

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN} : Input voltage		3		5.5	V
	Vset = 0000_0000		0.6		
	Vset = 0010_0000		5.5 0.6 1.0 3.6 +5 +2 12.5 1500	V	
V _{OUT} : Output voltage	Vset = 1111_0000		3.6		
	PSM Mode	-5		+5	%
	PWM Mode	-2		+2	%
V _{OUTSTEP} : Output voltage step			12.5		mV
I _{OUTmax} : Rated output current			1500		mA
I _{LIM} : PMOS current limit			2500		mA

Email: service@injoinic.com 5 / 54 Version 1.0



	R_STEP = 11	0.78		
Output voltage transition rate	R_STEP = 10	3.1		m)//c
Output voltage transition rate	R_STEP = 01	6.25		mV/μs
	R_STEP = 00	12.5		
R _{DS(ON)_PMOS} : P-channel MOSFET		125		mΩ
On-resistance		125		11122
R _{DS(ON)_NMOS} : N-channel MOSFET		100		mΩ
On-resistance		100		11122
f _{OSC} : Switching frequency	DC_FRQ[2:0] = 011	1.2		М
Duty cycle			100	%
R _{DIS} : Discharge resistor for power-down		100	1	0
sequence		100		Ω

DCDC2

TEST CONDITIONS	MIN	TYP	MAX	UNITS
	3		5.5	V
Vset = 0000_0000	1	0.6		
Vset = 0010_0000		1.0		V
Vset = 1111_0000		3.6		
PSM Mode	-5		+5	%
PWM Mode	-2		+2	%
		12.5		mV
		800		mA
		2500		mA
R_STEP = 11		0.78		mV/μs
R_STEP = 10		3.1		
R_STEP = 01		6.25		πν/μς
R_STEP = 00		12.5		
		200		mΩ
		360		11122
		265		mΩ
		203		11122
DC_FRQ[1:0] = 10		1.2		MHz
			100	%
		100		Ω
		100		72
	Vset = 0000_0000 Vset = 0010_0000 Vset = 1111_0000 PSM Mode PWM Mode R_STEP = 11 R_STEP = 10 R_STEP = 01 R_STEP = 00	3 Vset = 0000_0000 Vset = 0010_0000 Vset = 1111_0000 PSM Mode -5 PWM Mode -2 R_STEP = 11 R_STEP = 10 R_STEP = 01 R_STEP = 00	3 Vset = 0000_0000	3

DCDC3

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN} : Input voltage		3		5.5	V
V _{OUT} : Output voltage	Vset = 0000_0000		0.6		
	Vset = 0010_0000	-2%	1.0	2%	V
	Vset = 1111_0000		3.6		
	PSM Mode	-5		+5	%
	PWM Mode	-2		+2	%

Tel Mr.Chen:15992663405 6 / 54 Version 1.0



V _{OUTSTEP} : Output voltage step			12.5		mV
I _{OUTmax} : Rated output current			1500		mA
I _{LIM} : PMOS current limit			2500		mA
	R_STEP = 11		0.78		
Output voltage transition rate	R_STEP = 10		3.1		m)//us
	R_STEP = 01		6.25		mV/μs
	R_STEP = 00		12.5		
R _{DS(ON)_PMOS} : P-channel MOSFET			110		mΩ
On-resistance			110		11122
R _{DS(ON)_NMOS} : N-channel MOSFET			110		mΩ
On-resistance			110	1	11122
f _{osc} : Switching frequency	DC_FRQ[1:0] = 10		1.2		MHz
Duty cycle				100	%
R _{DIS} : Discharge resistor for power-down			100		Ω
sequence			100		7.2

SVCC

PARAMETER	TE	EST CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN} : Input voltage	VSYS		3		5.5	V
V _{OUT} : Output voltage			2.6		3.3	٧
V _{OUTSTEP} : Output voltage step				100		mVS
I _{OUTmax} : Rated output current				50		mA
R _{DS(ON)} : MOSFET On-resistance						mΩ
R _{DIS} : Discharge resistor for power-down sequence	1			100		Ω
R _{OUT} : VOUT internal resistance				200		kΩ
Output Noise,<20KHz				100		μV_{RMS}

SLDO1

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN} : Input voltage	VSYS	3		5.5	V
V _{OUT} : Output voltage		0.7		3.4	V
V _{OUTSTEP} : Output voltage step			100		mV
l _{OuTmax} : Rated output current			30		mA
R _{DS(ON)} : MOSFET On-resistance					mΩ
R _{DIS} : Discharge resistor for power-down			100		Ω
sequence			100		22
R _{OUT} : VOUT internal resistance			200		kΩ
Output Noise,<20KHz			100		μV_{RMS}

LDO2~3

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN} : Input voltage	LDOIN1	3		5.5	V
V _{OUT} : Output voltage		0.7		3.4	V
V _{OUTSTEP} : Output voltage step			25		mV



	LDO2	400	mA
I _{OUTmax} : Rated output current	LDO3	200	mA
R _{DS(ON)} : MOSFET On-resistance			mΩ
R _{DIS} : Discharge resistor for power-down		100	α
sequence		100	
R _{OUT} : VOUT internal resistance		200	kΩ
Output Noise,<20KHz		30	μV_{RMS}

LDO4~7

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN} : Input voltage	LDOIN2	3		5.5	V
V _{OUT} : Output voltage		0.7		3.4	>
V _{OUTSTEP} : Output voltage step			25		mV
	LDO4、LDO5		200		mA
I _{OUTmax} : Rated output current	LD06、LD07		100		mA
R _{DS(ON)} : MOSFET On-resistance					mΩ
R _{DIS} : Discharge resistor for power-down sequence			100		Ω
R _{OUT} : VOUT internal resistance			200		kΩ
Output Noise,<20KHz			30		μV_{RMS}

32-kHz RTC CLOCK

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output duty cycle		40	50	60	%
Crystal oscillat	or connected from LOSCO to LO	SCI)			
Crystal frequency			32.768		kHz
Crystal load capacitor			15		pF
Oscillator startup time			200		ms
Ground current					μΑ
	built-in RC oscillator				
Crystal frequency			32.768		kHz
Frequency accuracy	@ 25°C		0		%
Settling time				100	μs
Ground current					μΑ

Detailed Description

Power Reference


IP6303 has internal reference voltage, the filter capacitors must be connected between the VREF pin and the GND.

Tel Mr.Chen:15992663405 8 / 54 Version 1.0





ONOFF KEY



ONOFF functions as below:


- ONOFF Reset
- ONOFF Ultra-Long Reset
- ONOFF Short Push
- ONOFF Long Push

State-Machine

- NO SUPPLY: The SYSTEM voltage is not high enough to power the SVCC regulator to maintain the device's operation. A global reset is asserted in this case. Everything on the device is OFF.
- **SLEEP MODE** (**S3**): Device's POWER-OK (POR) signal is low, I2C communication is inactive. Power Path has been shut down. All the power supplies are OFF except the SVCC regulator and SLDO1 (if *LDO1_ALYON=*1).
- **STANDBY MODE** (S2): Device's POWER-OK (POR) signal is low, I2C communication is inactive. All the power supplies are determined by the registers which had been set while the device was active.
- ACTIVE MODE (S1): Device POWER OK (POR) signal is high, I2C communication is active. All the power supplies and IO can be controlled by the software.

Email: service@injoinic.com 9 / 54 Version 1.0





Device POWER ON enable condition:

- 1. If the ON/OFF key wake-up function is set and the pre-set key wake-up conditions are met when the device is in the SLEEP state, IP6303 can be POWER-ON enabled;
- 2. If the VBUS_OK wake-up function is set and the VBUS voltage rising above the VBUS wake-up threshold(depending on the register setting), IP6303 will POWER ON automatically;
- 3. If the VBAT_OK wake-up function is set and the VBAT voltage rising above the VBATwake-up threshold(depending on the register setting), IP6303 will POWER ON automatically;
- 4. If the external interrupt wake-up function is set and the interrupt trigger condition occurs when the device is in the SLEEP state, IP6303 can be POWER-ON enabled;
- 5. In the ACTIVE state, if the WDOG_EN bit is set and the WDOG_CLR bit is not be clear in time, the IP6303 will POWER OFF immediately and POWER ON automatically after 2 seconds;

Device SLEEP MODE enable conditions:

- 1. In the ACTIVE state, POFF_EN bit is set to 1;
- 2. When the abnormal situation occur and trigger the smart protect functions, IP6303 will POWER OFF automatically. By reading the related registers can inquire the cause of POWER-OFF.

Device STANDBY MODE enable conditions:


If any of the LDOx_KEEPON bit or DCDCx_KEEPON bit is set, IP6303 will turn into STANDBY MODE after POFF_EN bit is set.

Device reset scenarios:

- 1. When all of the power supplies of the device is OFF, all the information of IP6303 is reset.
- 2. If the ON/OFF reset functions (super long-time key reset or single-key reset) is set and the pressing time get to the pre-set key time, IP6303 will reset immediately until the key was lifted. In this case all the information but RTC will be reset.

Tel Mr.Chen:15992663405 **10 / 54** Version 1.0






Power-on/off Schedule

The power-up sequence and the time slot for DCDC1~3、LDO1~7can be set according to the applications.

There are 7 optional steps in the power-up sequence, and the selectable time interval between each step is 1/2/4/8 ms. Each one of the Step-Down Converters and LDO Regulators can be factory programmed into any steps. After all the enabled power supplies are powered up, the POWER-OK signal (POR) will be set in 16/32 ms.


There are two options for POWER-OFF schedule. One is all the power supplies turn to OFF at the same time, the other is the POWER-OFF sequence is contrary to the sequence of POWER-ON and also has the same time slot.



As shown in Figure below, VSYS is the common power source for all the power supplies, including Step-Down Converters, LDO Regulators and Charger. VBUS is recommended as HIGH Voltage input, such as 5V ADAPTER and USB interface. VBAT is recommended as LOW Voltage input, such as Li-battery.

Email: service@injoinic.com 11 / 54 Version 1.0





IP6303 contains three Step-Down Converters (DCDCs) and LDO Regulators (LDOs).

POWER SUPPLY	VOLTAGE (V)	PRECISION (mV)	CAPACITY (mA)	Noise(uV)
DCDC1	0.63.5	12.5	1000	
DCDC2	0.63.5	12.5	500	
DCDC3	0.63.5	12.5	1000	
SLDO1	0.73.4	100	30	
LDO2	0.73.4	25	400	30
LDO3	0.73.4	25	200	30
LDO4	0.73.4	25	200	
LDO5	0.73.4	25	200	
LDO6	0.73.4	25	100	
LDO7 🔏	0.73.4	25	100	
SVCC	2.63.3	100	50	

The POWER ON/OFF sequence and default voltage of DCDC1~3 and LDO1~7 can be programmed according to the requirement.

In the ACTIVE state, the main processor can both enable and disable any one of the power supplies by rewrite the value of the relevant register. Otherwise, it can also modify the output voltage of all the power supplies within the effective range.

Before leaving the ACTIVE state, the main processor can decide which power supply would be maintained or disable in STANDBY state by rewriting the registers (REG: 0x18&0x19). At the same time, the power-off sequence and time slot can also be changed.

DCDC




The switching frequency of DCDCs can range up to 2.0MHz. Designed by the method of four phases staggered, thanks to the spread-spectrum function, the DCDCs can greatly reduce the EMI problems.

When regulating the output voltage, the voltage changing rate can be set in order to reduce the inrush current caused by the leap voltage.

About DCDC2, except for the pre-set voltage, there are other two voltage can be set by the state of DC2VSEL pin in order to support different kinds of DRAM in different applications. The setting ways are list below:

DC2VSEL connects to SVCC	DC2VSEL connects to GND	DC2VSEL floating
Configuration	1.35V	1.5V

DCDC Typical Efficiency



LDO

LDO2 and LDO3 are low-noise linear regulators. These two LDOs mainly applied to the modules which have highly requirement to the noise, such as Audio、WIFI、Bluetooth、PLL. The other LDOs are general linear regulators.

SVCC, the default voltage is 3.0V, is mainly supply for the internal logic and IO. Its voltage can be modified in the first time working in ACTIVE state. As long as the supply of the system is not completely off, it can maintain the adjusted voltage value.

Except for SVCC, any LDOs can be set to SWITCH mode.

Linear Charger

IP6303 integrates a linear charger with a maximum charging current of 1A. The constant charge current can be modified form 25mA to 1.0A by I2C interface in ACTIVE MODE. In applications without I2C interface,

Email: service@injoinic.com 13 / 54 Version 1.0



the charging current can also be set by means of an ISET pin.

When the battery voltage is lower than 3V, the trickle charge current is adaptive to 0.1 times of the constant current. When the battery voltage is higher than 3V, the constant charge current will rise to the preset value in REGISTER 0x53. When the battery voltage is near the preset battery voltage, it will enters constant voltage charging stage. When the charging current is less than 100mA (REG 0X51) and battery voltage is near the constant voltage charging stage, the charging process is stopped. When the charging stage is accomplished, once the battery voltage falls under 4.1V, battery charging stage will be restarted.

IP6303 support NTC function used for battery temperature detection. NTC pin output 20uA current then detect the voltage on NTC pin to determine the present battery temperature. You can find more NTC detail information in NTC specification.

LED Module

IP6303 has a charging status output pin, the CHGLED, can control the blinking behavior of external LED. There are two optional modes as below:

BIT_VAL	Charge	Charge End	Discharge	Low Voltage
0	ON	OFF	OFF	ON-OFF(slow flash)
1	ON-OFF(fast flash)	ON	ON	ON-OFF(slow flash)

ADC

IP6303 integrates 8-BIT Analog-to-Digital Converter (ADC). It can simultaneously detect battery voltage, charging current, operating current and external voltage.

◆ VOLTAGE

Equation: VBAT = VBATADC*15.625+500+0.5*15.625 (mV)

DISCHARGE Current

Equation: IBAT = (IBATADC*15.625-1100+0.5*15.625)/0.495 (mA)

◆ DCHARGE Current

Equation: ICHG = (ICHGADC*15.625-750+0.5*15.625)/3 (mA)

EXTERNAL Voltage

Equation: VGPx = GPxADC *15.625+500+0.5*15.625 (mV)

Intelligent Protection

In the ACTIVE state, if the voltage falls below 85% of the required level of any one of the power supply which is enabled and this condition last more than 16ms, the action taken in response to an abnormal power protection



can be set. The reaction of this protection can be set by register. Three options will be available including shutting down, reset and ignore.

In the ACTIVE state and STANDBY state, if the VIN voltage rises above the overvoltage protect threshold or falls below the under-voltage protect threshold which are pre-set by register, the action taken in response to the relevant protection can be set and then all the power supplies will be shut down automatically.

In the ACTIVE state and STANDBY state, when the load current of LDO rises above 40% of the capacity level, the corresponding overcurrent flag will be set in the first place. Meanwhile the overcurrent interrupt will be send to the processor if the corresponding interrupt was enabled (can be disabled as well). When the interrupt was received, the processor can take some actions such as lightening or shutting down the load. If the processor cannot take some corresponding measures to this condition within 8ms, the continuous overcurrent condition of the LDOs will trigger the overcurrent protection and all the power supplies will be shut down automatically.

In the ACTIVE state and STANDBY state, if the chip temperature continues to rise, and exceeds the over-temperature protect threshold which is set in the register, the over-temperature protection will be triggered and then all the power supplies will be shut down automatically.

Any one of the protections described above is triggered, the IP6303 will pull down the POR voltage and reset the whole system. The Multi-Functional Peripheral (MFP) will reset to the default state and all the power supplies will be shut down at the same time.

Multiplexing

The detail of the MFP:

PadName	Func1	Func2	Func3	Func4	Func5
GPIO1	GP1ADC	CHGLED		32K_CLKOUT	GPIO1
CHGLED	CHGLED		GP2ADC		GPIO2
IRQ	IRQ		DCDC1_EN		GPIO3
SCK	SCK	LDO4_EN	CHGLED		GPIO4
SDA	SDA	LDO5_EN			GPIO5
IRQS	WKIRQ				GPIO7
NTC	LDO4OUT		NTC	32K_CLKOUT	GPIO8
LDO5	LDO5OUT			32K_CLKOUT	GPIO9
POR	POR				GPIO10
DC2VSEL	DC2VSEL				GPIO11

^{*} When using the corresponding MFP functions, the corresponding MFP registers must be set, otherwise the unpredictable result may be occurred.


POR and CPUIRQ can both work in Push-Pull or Open-Drain mode.

Email: service@injoinic.com 15 / 54 Version 1.0



12C Interface

A general-purpose serial control interface (I2C) allows read and write access to the configuration registers of all resources of the IP6303. These interfaces support the standard slave mode (100Kbps), fast mode (400Kbps). The IP6303 can support the operations of continuous reading and writing. The default writing slave address is 0x60 and the reading one is 0x61. BIT[3:1] of the address can be rewrite according to the applications.



(S = Start, RS = Repeated Start, A = Acknowledge, N = No Acknowledge, P = Stop)


Registers are written to and read from the master through the I2C Interface. The IP6303

I2C acts as slave and is controlled by the master. The SCK line of the I2C interface is driven by the master. The SDA line could be pulled up to VCC by a 1.5Kohm resister and pulled

down by either the master or the slave. A typical WRITE sequence for writing 8bits data to a register is shown in below figures. A start bit is given by the master, followed by the slave address, register address and 8-bit data. After each 8-bit address or data transfered, the IP6303 gives an ACK bit. The master stops writing by sending a stop bit.

All 8 bits data must be written before the register is updated.

Example: Write 8bit data 0x5a to register 0x05, and the slave address is 0X60



Note: Sack generated by Slave, Mack generated by Master, and Mnack is a NACK generated by Master

Figure 18 I2C WRITE

A typical READ sequence is shown in below figure. First the master has to write the slave address, followed by the register address. Then a restart bit and the slave address specify that a READ is generated. Themaster then clocks out 8 bits at a time to read data.

Example: Read 8bit data 0x5A from register 0x05, and the slave address is 0X60






Figure 19 I2C Read



Email: service@injoinic.com 17 / 54 Version 1.0



Register

PMU

PSTATE_CTL0(0x00)

Offset = 0x0 default= 0x18


Bit	Name	Description	R/W	Reset ¹
7	ALARM_WKEN	0:disable 1:enable	R/W	0
6	WKIRQ_WKEN	0:disable 1:enable	R/W	0
5	ONOFFL_WKEN	0:disable 1:enable	R/W	0
4	ONOFFS_WKEN	0:disable 1:enable	R/W	1
3	VBUS_WKEN	0:disable 1:enable	R/W	1
2	POR_OFF_EN	0:disable 1:enable	R/W	0
1	INST_PDWN	Power OFF Mode 0: sequence 1: simultaneous	R/W	0
0	POFF_EN	0: RUN 1: SLEEP	R/W	0

PSTATE_CTL1(0x01)

Offset = 0x1 default= 0x01

Bit	Name	Description	R/W	Reset ¹
7	-	-	-	-
6	LDOOCS_EN	0:disable 1:enable	R/W	0
		WKIRQ polarity selection		
5:4	WKIRQ POL	00: High Active	R/W 00	00
5.4	WKIKQ_I OL	01: Low Active	11, 11	00
		10: Low-to-High edge Active		

Tel Mr.Chen:15992663405 18 / 54 Version 1.0



		11: High-to-Low edge Active		
3	ONOFFUS_WKEN	0:disable 1:enable	R/W	0
2:1	-	-	-	-
0	ONOFF_ULRST_EN	0:disable 1:enable	R/W	1

PSTATE_CTL2 (0x02)

Offset = 0x2 default= 0xA9

Bit	Name	Description	R/W	Reset ²
7:6	-	-	- ~	- >
5	ENRST	0:disable 1:enable	R/W	1
4	-	-		-
3:2	BATOK_SET	BATOK Voltage 00:2.9V 01:3.0V 10:3.1V 11;3.3V	R/W	10
1:0	BATLB_SET	BAT Low Voltage 00:3.2V 01:3.3V 10:3.4V 11:3.5V	R/W	01

PSTATE_CTL3 (0x03)

Offset = 0x3 default= 0x0

Bit	Name	Description	R/W	Reset ²
7	EN_LDO1PD	0:disable 1:enable	R/W	0
6:1	Reserved	Reserved for analog	R/W	0
0	EN_BATEXT_DT	0:disable 1:enable	R/W	0

Email: service@injoinic.com 19 / 54 Version 1.0



PSTATE_SET (0x04)

Offset = 0x4 default= 0x04

Bit	Name	Description	R/W	Reset ¹
		POFF_EN mode		
7	S2S3_DELAY	0: immediately	R/W	0
		1: delay 8ms, OFF		
		POR IN S2		
6	POR_S2ON	0: LOW	R/W	0
		1: HIGH		
		POFF time		
5:4	POFF_TIME	00: 0s 01: 1s	R/W	00
		10: 2s 11: 4s		
3	ONOFF_LRST_TIME	ONOFF_LRST_TIME	R/W	0
3	ONOTI_LK31_TIML	0: 6s 1: 10s	IX/ VV	U
		ONOFF_TIME_SET		
2:1	ONOFF_TIME_SET	00; 1s 01: 2s	R/W	10
		10: 3s 11: 4s		
0	-		-	-

PPATH_CTL (0x05)

Offset = 0x5 default= 0x79

Bit	Name	Description	R/W	Reset ¹
7:2	-	-	-	-
1	EN_BATOC_HOLD	1: enable	R/W	0
		0: disable		
0	EN_BATOC	1: enable	R/W	1
		0: disable	11/ VV	1

PROTECT_CTL2(0x08)

Offset = 0x8 default= 0x06

Tel Mr.Chen:15992663405 **20 / 54** Version 1.0



Bit	Name	Description	R/W	Reset ¹
7:5	Reserved	Reserved	R/W	000
4	VBUS_UVS_EN	1: enable	R/W	0
4	VBO3_OV3_EN	0: disable	I N/ VV	U
3	-	-	-	-
		OTP (Over Temperature Protection)		
2	EN_TEMP	1: ENABLE	R/W	1
		0: DISABLE		
		Temperature threshold:		
1:0	VTH_TEMP	11: 150C 10: 135C	R/W	10
		01: 120C 00: 105C		

PROTECT_CTL3(0x09)

Offset = 0x9 default= 0xCB

Bit	Name	Description	R	/W	Reset ¹
7	EN_VBUSOC	1: enable 0: disable	R/W	v	1
6	EN_VBUSOV	1: enable 0: disable	R/W	V	1
5	EN_VBUS_UVHD	1: enable 0: disable	R/W	V	0
4:3	VBUSOC_SET	VBUS OCP interrupt 00: 0.5A 01: 1.0A 10: 1.5A 11: 2.0A	threshold R/W	V	01
2	OV_SET	VBUSID OVP threshold: 6.5 0: 6	old R/W	v	0
1:0	VBUSPU_SET	VBUSID Shut Down 11 FAST 00 SLOW	Speed R/W	v	11



PROTECT_CTL4(0x0A)

Offset = 0xA default= 0xA4

Bit	Name	Description	R/W	Reset ¹
		VBUS UVP threshold		
		00 4.5		
7:6	EN_VBUSUV_SET	01 4.6	R/W	10
		10 4.7		
		11 4.8		•
		VBUSID OCP threshold		Y
		000: 0.1A		Y
		001: 0.5A		
		010: 0.9A)	
5:3	VBUSOCH_SET	011: 1.2A	R/W	100
		100: 1.5A		
		101: 1.8A		
		110: 2.0A		
		111: disable		
		VBUSID wake up threshold		
2	OK_SET	0:4.0	R/W	1
		1:4.3		
1	Reserved	Reserved for analog	R/W	0
		VBUS 5K PULL DOWN		
0	EN_VBUS_5KPD	1: enable	R/W	0
		0: disable		

PROTECT_CTL5(0x97)

Offset = 0x97 default= 0x55

Bit	Name	Description	R/W	Reset ¹
7:4	Reserved	Reserved for digital	R/W	0101
3	OT_SHUNT_EN	1:enable	R/W	0
		0:disable		

Tel Mr.Chen:15992663405 **22 / 54** Version 1.0



2	LB_SHUNT_EN	1:enable	R/W	1
		0:disable	K/ VV	
1	VBUS_OCS_EN	1:enable	R/W	0
		0:disable	K/ VV	
0	VBUS_OVS_EN	1:enable	D /\A/	1
		0:disable	R/W	

LDO_OCFLAG (0x0C)

Offset = 0xC default= 0xX

Offset = OAC default = OAA				
Bit	Name	Description	R/W	Reset ³
7	LDO7_OCFLAG	1: OC 0: normal	R	х
6	LDO6_OCFLAG	1: OC 0: normal	R	х
5	LDO5_OCFLAG	1: OC 0: normal	R	х
4	LDO4_OCFLAG	1: OC 0: pormal	R	х
3	LDO3_OCFLAG	1: OC 0: normal	R	х
2	LDO2_OCFLAG	1: OC 0: normal	R	х
1	-	-	-	-
0	-	-	-	-



DCDC_GOOD (0x0D)

Offset = 0xD default= 0xX

Bit	Name	Description	R/W	Reset ²
7:4	-	-	-	-
3	DC3_PG	1: DC/DC OK 0: DC/DC disable or Abnormal	R	×
2	DC2_PG	1: DC/DC OK 0: DC/DC disable or Abnormal	R	х
1	DC1_PG	1: DC/DC OK 0: DC/DC disable or Abnormal	R	х
0	-	-	-	-

LDO_GOOD (0x0E)

Offset = 0xE default= 0xX

Bit	Name	Description	R/W	Reset ²
7	LDO7_PG	 LDO OK LDO disable or Abnormal 	R	х
6	LDO6_PG	1: LDO OK0: LDO disable or Abnormal	R	х
5	LDO5_PG	1: LDO OK0: LDO disable or Abnormal	R	х
4	LDO4_PG	1: LDO OK0: LDO disable or Abnormal	R	х
3	LDO3_PG	1: LDO OK0: LDO disable or Abnormal	R	х

Tel Mr.Chen:15992663405 **24 / 54** Version 1.0



2	LDO2_PG	1: LDO OK 0: LDO disable or Abnormal	R	х
1	SLDO1_PG	 LDO OK LDO disable or Abnormal 	R	х
0	-	-	-	-

PWRON_REC0 (0x10)

Offset = 0x10 default= 0xX

Bit	Name	Description	R/W	Reset ³
7	WDOG_PON	1: True 0: False	R	х
6	ONOFFLRST_PON	1: True 0: False	R	х
5	RST_PON	1: True 0: False	R	х
4	WKIRQ_PON	1: True 0: False	R	х
3	ONOFFUS_PON	1: True 0: False	R	х
2	ONOFFS_PON	1: True 0: False	R	х
1	ONOFFL_PON	1: True 0: False	R	х
0	VBUS_PON	1: True 0: False	R	х



PWROFF_REC0 (0x11)

Offset = 0x11 default= 0xX

Bit	Name	Description	R/W	Reset ¹
		РРАТН ОСР		
7	PPOC_POFF	1: True	D /\A/	v
/	PPOC_POFF	0: False	R/W X R/W X R/W X R/W X R/W X	^
		This bit is cleared by writing 1		
		LDO OCP		
6	LDOOC BOEF	1: True	D /\A/	v
0	LDOOC_POFF	0: False	K/ W	^
		This bit is cleared by writing 1		
		PWROK Protect		
5	DWDOV DOEE	1: True	R/W	v
5	PWROK_POFF	0: False	K/ VV	^
		This bit is cleared by writing 1		
		ОТР		
4	OT_POFF	1: True	D /\A/	v
4	OI_POFF	0: False	N/ VV	^
		This bit is cleared by writing 1		
		PPATH Low Power		
3	LB_POFF	1: True	D /\A/	v
3	LB_POFF	0: False	N/ VV	^
		This bit is cleared by writing 1		
		Watchdog Reset		
	WDGC DOES	1: True	D /\A/	V
2	WDOG_POFF	0: False	K/W	X
		This bit is cleared by writing 1		
		ONOFF Reset		
1	ONOTEDST DOTE	1: True	D /\4/	_
	ONOFFRST_POFF	0: False	K/W	۸
		This bit is cleared by writing 1		
		POFF_EN	_	
0	EN_POFF	1: True	R/W	Х



0: False	
This bit is cleared by writing 1	

PWROFF_REC1 (0x12)

Offset = 0x12 default= 0xX


Bit	Name	Description	R/W	Reset ¹
7:2	-		Q	-
1	POR_EXT_POFF	PWROK Low 1: True 0: False This bit is cleared by writing 1	R/W	х
0	PPOV_POFF	PPATH OVP 1: True 0: False This bit is cleared by writing 1	R/W	х

POFF_LDO (0x18)

Offset = 0x18 default= 0x0

Bit	Name	Description	R/W	Reset ²
7	LDO7_KEEPON	1: enable 0: disable	R/W	0
6	LDO6_KEEPON	1: enable 0: disable	R/W	0
5	LDO5_KEEPON	1: enable 0: disable	R/W	0

Email: service@injoinic.com 27 / 54 Version 1.0



4	LDO4_KEEPON	1: enable 0: disable	R/W	0
3	LDO3_KEEPON	1: enable 0: disable	R/W	0
2	LDO2_KEEPON	1: enable 0: disable	R/W	0
1	SLDO1_KEEPON	1: enable 0: disable	R/W	0
0	-		/ -	-

POFF_DCDC (0x19)

Offset = 0x19 default= 0x0

Bit	Name	Description	R/W	Reset ²
7:4	_		-	-
3	DC3_KEEPON	1: enable 0: disable	R/W	0
2	DC2_KEEPON	1: enable 0: disable	R/W	0
1	DC1_KEEPON	1: enable 0: disable	R/W	0
0		-	-	-

WDOG_CTL (0x1A)

Offset = 0x1A default= 0x2



Bit	Name	Description	R/W	Reset ³
7:4	-	-	-	-
3	WDOG_EN	Watchdog Timer 0: disable 1: enable	R/W	0
2	WDOG_CLR	To CLEAR Watchdog Timer Only when it has been written 1, watchdog timer starts to run again.	W	0
1:0	WDOG_TIM	Watchdog time 00: 0.5 s	R/W	10

LDO_MASK (0x1B)

Offset = 0x1B default= 0x0

Bit	Name	Description	R/W	Reset ³
7	LDO7_MASK	1: LDO OFF, staying in \$1 0: Go to \$3	R/W	0
6	LDO6_MASK	1: LDO OFF, staying in S1 0: Go to S3	R/W	0
5	LDO5_MASK	1: LDO OFF, staying in S1 0: Go to S3	R/W	0
4	LDO4_MASK	1: LDO OFF, staying in S1 0: Go to S3	R/W	0
3	LDO3_MASK	1: LDO OFF, staying in S1 0: Go to S3	R/W	0
2	LDO2_MASK	1: LDO OFF, staying in S1 0: Go to S3	R/W	0
1	SLDO1_MASK	1: LDO OFF, staying in S1 0: Go to S3	R/W	0
0	-	-	-	-



PWRON_REC1(0x1C)

Offset = 0x1C default= 0xX

Bit	Name	Description	R/W	Reset ³
7:3	-	-	-	-
2	BATIN_PON	1: True 0: False	P	×
1	ALARM_PON	1: True 0: False	R	х
0	-		ı	-

DCDC

DC_CTL(0x20)

Offset=0x20 default=0x10

Oliset-C	JX20 derault=0X10		·	.
Bit	Name	Description	R/W	Reset ²
7:6	-	-	-	-
	A	DCDC Frequency:		
5:3	DC_FRQ	000~111	R/W	010
		0.6MHz~2MHz @ 200KHz step		
2	DC3_EN	1: enable	R/W	0
2	DC3_LIV	0: disable	11,7 00	U
1	DC2 EN	1: enable	R/W	0
1	1 DC2_EN 0: disable	0: disable	11/ VV	U
0	DC1_EN	1: enable	R/W	0
	DC1_EIN	0: disable	n/ VV	U

Tel Mr.Chen:15992663405 **30 / 54** Version 1.0



DC1_VSET(0x21)

Offset=0x21 default=0x20

Bit	Name	Description			R/W	Reset ²
		DC1 Voltage Sett	ing			
		Code	Value	Step		
		0000_0000-	0.6-3.6V	12.5mV		
		1111_0000				\bigcirc •
7:0	DC1 VSET	0000_0000 : 0.6	SV		R/W	0010_0000
7.0	DC1_VSET	0010_0000 : 1.0)V*		R/VV	0010_0000
		0011_0000 : 1.2	2V			•
		0100_1000 : 1.5	5V			
		1010_0000 : 2.6	SV V			
		V= Vset*12.5mV-	+0.6V			

DC2_VSET(0x26)

Offset=0x26 default=0x20

Bit	Name	Description			R/W	Reset ²
	DC2 Voltage Sett	DC2 Voltage Setting				
	Code	Value	Step			
		0000_0000-	0.6-3.6V	12.5mV		
		1111_0000				
7:0	DC2_VSET	0000_0000 : 0.6V			R/W	0010_0000
7.0	DCZ_V3L1	0010_0000 : 1.0)V*		K/W	0010_0000
		0011_0000 : 1.2	2V			
		0100_1000 : 1.5	5V			
		1010_0000 : 2.6	V			
		V= Vset*12.5mV-	+0.6V			

DC3_VSET(0x2B)

Offset=0x2B default=0xD8

Email: service@injoinic.com 31 / 54 Version 1.0



Bit	Name	Description			R/W	Reset ²
		DC3 Voltage Sett	ing			
		Code	Value	Step		
		0000_0000-	0.6-3.6V	12.5mV		
		1111_0000				
		0000_0000 : 0.6	SV			
7:0	DC3_VSET	0010_0000 : 1.0	V		R/W	1101_1000
		0100_1000 : 1.5	5V			
		1010_0000 : 2.6	V			
		1100_1000 : 3.1	IV			
		1101_1000 : 3.3	BV			•
		V= Vset*12.5mV+	-0.6V)	

LDO

LDO_EN(0x40)

Offset = 0x40 default= 0x0

Bit	Name	Description	R/W	Reset ²
7	LDO7_EN		R/W	0
6	LDO6_EN		R/W	0
5	LDO5_EN	LDO 1~7 enable	R/W	0
4	LDO4_EN	LDO 1 7 enable	R/W	0
3	LDO3_EN		R/W	0
2	LDO2_EN		R/W	0
1	SLDO1_EN -		R/W	0
0	_	-	-	-

LDOSW_EN(0x41)

Offset = 0x41 default= 0x01

Bit	Name	Description	R/W	Reset ²
-----	------	-------------	-----	--------------------

Tel Mr.Chen:15992663405 32 / 54



7	LDO7_EN		R/W	0
6	LDO6_EN	LDO 2~7 SWITCH enable	R/W	0
5	LDO5_EN		R/W	0
4	LDO4_EN		R/W	0
3	LDO3_EN		R/W	0
2	LDO2_EN		R/W	0
1:0	-	-	-	-

LDO2_VSEL(0x42)

Offset = 0x42 default=0x2C

Bit	Name	Description		R/W	Reset ²
7	-	-		-	-
6:0	LDO2_VSET	LDO2 Voltage Setting		R/W	0101100
		Code Value	Step		
		0000000- 0.7-3.4	25mV		
		1101100			
		0010000: 1.1V			
		0101100: 1.8V*			
		1010100: 2.8V			
		1100000: 3.1V			

LDO3_VSEL(0x43)

Offset = 0x43 default=0x2C

Bit	Name	Description			R/W	Reset ²
7	-	-			-	-
6:0	LDO3_VSET	LDO3 Voltage Setting			R/W	0101100
		Code	Value	Step		
		0000000-	0.7-3.4	25mV		
		1101100				
		0010000: 1.1V				
		0101100: 1.8	SV*			



1010100: 2.8V	
1100000: 3.1V	

LDO4_VSEL(0x44)

Offset = 0x44 default=0x2C

Bit	Name	Description			R/W	Reset ²
7	-	-)-
6:0	LDO4_VSET	LDO4 Voltage	Setting		R/W	0101100
		Code	Value	Step		
		0000000-	0.7-3.4	25mV) ′	
		1101100				
		0010000: 1.1	V			
		0101100: 1.8	V*			
		1010100: 2.8	V			
		1100000: 3.1	V			

LDO5_VSEL(0x45)

Offset = 0x45 default=0x48

Bit	Name	Description			R/W	Reset ²
7	- <	-			-	-
6:0	LDO5_VSET	LDO5 Voltage	Setting		R/W	1001000
		Code	Value	Step		
	Y	000000-	0.7-3.4	25mV		
		1101100				
		0010000: 1.1	V			
		0101100: 1.8	V			
		1001000: 2.5	V*			
		1100000: 3.1	V			

Tel Mr.Chen:15992663405 34 / 54 Version 1.0



LDO6_VSEL(0x46)

Offset = 0x46 default=0x48

Bit	Name	Description			R/W	Reset ²
7	-	-			-	-
6:0	LDO6_VSET	LDO6 Voltage	Setting		R/W	1001000
		Code	Value	Step		
		0000000-	0.7-3.4	25mV		
		1101100				
		0010000: 1.1	V		N	
		0101100: 1.8	V		Y	
		1001000: 2.5	V*)	
		1100000: 3.1	V			

LDO7_VSEL(0x47)

Offset = 0x47 default=0x48

Bit	Name	Description			R/W	Reset ²
7	-	-			-	-
6:0	LDO7_VSET	LDO7 Voltage	Setting		R/W	1001000
		Code	Value	Step		
		0000000-	0.7-3.4	25mV		
		1101100				
		0010000: 1.1	V			
		0101100: 1.8	V			
		1001000: 2.5	V*			
		1100000: 3.1	V			

LDO_CTL0(0x48)

Offset = 0x48 default= 0X99

Bit	Name	Description	R/W	Reset ¹
-----	------	-------------	-----	--------------------

Email: service@injoinic.com 35 / 54 Version 1.0



7:6	-	-	-	-
5	LDO3_TLEN	1: enable	R/W	0
	LDO3_TELIV	0: disable		
4	LDO3_OCEN	1: enable	R/W	1
4	LDOS_OCEN	0: disable	N/ VV	1
3:2	-	-	-	-
1	LDO2_TLEN	1: enable	R/W	0
1	LDO2_TEN	0: disable		
0	LDO2_OCEN	1: enable	R/W	1
U	LDOZ_OCEN	0: disable	N/ VV	1

LDO_CTL1(0x49)

Offset = 0x49 default= 0x99

Bit	Name	Description	R/W	Reset ¹
7:6	-	- , \	-	-
5	LDO5_TLEN	1: enable 0: disable	R/W	0
4	LDO5_OCEN	1: enable 0: disable	R/W	1
3:2	- /		-	-
1	LDO4_TLEN	1: enable 0: disable	R/W	0
0	LDO4_OCEN	1: enable 0: disable	R/W	1

LDO_CTL2(0x4A)

Offset = 0x4A default= 0x99

Bit	Name	Description	R/W	Reset ¹
7:6	-	-	-	-
5	LDO7_TLEN	0: disable 1: enable	R/W	0

Tel Mr.Chen:15992663405 36 / 54 Version 1.0



4	LDO7_OCEN	0: disable 1: enable	R/W	1
3:2	-	-	-	-
1	LDO6_TLEN	0: disable 1: enable	R/W	0
0	LDO6_OCEN	0: disable 1: enable	R/W	1

SLDO1_2_VSEL(0x4D)

Offset = 0x4D default=0x25

Bit	Name	Description			R/W	Reset ²
		SLDO1 Voltage Setting			Y	
		Code	Value	Step) '	
7:3	SLDO1_VSET	00000-	0.7-3.8	0.1V	R/W	00100
7.3	31001_V3E1	11111			N/ VV	00100
		00100: 1.1	Y			
		01011: 1.8	V*			
		SLDO0(SVC	C) Voltage Se	etting		
		Code	Value	Step		
2:0	SLDO0_VSET	000-	2.6-3.3	0.1V	R/W	101
2.0	32000_V321	111			T T V V V	101
		101: 3.1V				
		111: 3.3V*				ļ

Charger

CHG_ANA_CTL0(0x50)

Offset = 0x50 default= 0x2D

Bit	Name	Description	R/W	Reset ¹
	7:6 R_VCHG_SET	CV Voltage Setting:		00
7.6		11: 4.4	R/W	
7:6		10: 4.35		
		01: 4.3		

Email: service@injoinic.com 37 / 54 Version 1.0



		00: 4.2		
		Fine Tuning:		
		11: Add 42mv		
5:4	R_CV	10: Add 28mv	R/W	10
		01: Add 14mv		
		00: Add 0mv		
3	EN_VILP	1: ENABLE	R/W	1
3	EIN_VILP	0: DISABLE	N/ VV	
2	EN_IBUSLP	1: ENABLE	R/W	1
2	EN_IBO3LP	0: DISABLE	N/ VV	
1	EN TSLD	1: ENABLE	R/W) 0
	EN_TSLP	0: DISABLE	K/ VV	V U
0	EN ISTOD	1: ENABLE	R/W	1
U	EN_ISTOP	0: DISABLE	N/ VV	T

CHG_ANA_CTL1(0x51)

Offset = 0x51 default= 0x26

Bit	Name	Description	R/W	Reset ¹
7	-	-	-	-
6:4	ISET_VBUS	VBUS Charger OCP Threshold: 000~111: 0.1~2.5A @0.4A step	R/W	010
3:2	R_VIL	VOUT Charger UVP Threshold: 11: 4.8 10: 4.75 01: 4.7 00: 4.65	R/W	01
1:0	R_ISTOP	Battery FULL current 11: 150mA 10:100 mA 01: 62 mA 00: 21mA	R/W	10



CHG_DIG_CTL0(0x53)

Offset = 0x53 default=0xD7

Bit	Name	Description	R/W	Reset ²
		Charger CC+CV time:		
7	EN_CHGTIME	1: enable	R/W	1
		0: disable		
		Charger CV time:		
6	EN_CVTIME	1: enable	R/W	1
		0: disable		
5	-		-	-
		Charger current:		
4:0	R_CHGIS<4: 0>	Code 电流 Step	R/W	10111
4.0	11_01354.02	00000-10111 25mA-600mA 25mA	11,7 VV	10111
		11000-11111 650mA-1000mA 50mA		

CHG_DIG_CTL1 (0x54)

Offset = 0x54 default= 0xX

Bit	Name	Description	R/W	Reset ¹
7:5	CHG_STATE[2:0]	000: IDLE 001: TK 010: CC 011: ** 100: ** 101: CHG_END 110: Over Time	R	x
4	CHGOP		R	х
3	CHG_END		R	х
2	CV_OV_TIME		R	х
1	CHG_OV_TIME		R	х
0	TK_ OV_TIME		R	х

Email: service@injoinic.com 39 / 54 Version 1.0



CHG_DIG_CTL2(0x55)

Offset = 0x55 default= 0xX

Bit	Name	Description	R/W	Reset ²
7:4	-	-	-	-
		Battery Exist		
3	BATEXT_OK	1: True	R	х
		0: False		
1:0	-	-	- 0) -

CHG_DIG_CTL3(0x58)

Offset = 0x58 default= 0x0

Bit	Name	Description	R/W	Reset ²
7:3	-		-	-
2	CHGLED_MODE	Charge Status 1: Mode1 0: Mode2	R/W	0
1	CHG_EN	Charger enable 1: enable 0: disable	R/W	0
0	-	-	-	-

ADC

ADC_ANA_CTL0(0x60)

Offset = 0x60 default=0x40

Bit	Name	Description	R/W	Reset ³
7:6	-	-	-	-
5	-	-	-	-
4	GP2_ADC_EN	1: enable	R/W	0

Tel Mr.Chen:15992663405 40 / 54 Version 1.0



		0: disable		
3	GP1_ADC_EN	1: enable	R/W	0
	GF1_ADC_LIV	0: disable	IN/ VV	
2	2 ICHG_ADC_EN	1: enable	R/W	0
		0: disable	1,700	o l
1	IBAT_ADC_EN	1: enable	R/W	0
-		0: disable	1,700	o l
		ADC enable,		•
0	VBAT_ADC_EN	1: enable	R/W	0
		0: disable	1	

ADC_DATA_VBAT(0x64)

Offset = 0x64 default=0x00

Bit	Name	Description		R/W	Reset ³
7:0	ADC_DATA_VBAT			R	0

ADC_DATA_IBAT(0x65)

Offset = 0x65 default=0x00

Bit	Name	Description	R/W	Reset ³
7:0	ADC_DATA_IBAT		R	0

ADC_DATA_ICHG(0x66)

Offset = 0x66 default=0x00

Bit	Name	Description	R/W	Reset ³
7:0	ADC_DATA_ICHG		R	0

Email: service@injoinic.com 41 / 54 Version 1.0



ADC_DATA_GP1(0x67)

Offset = 0x67 default=0x00

Bit	Name	Description	R/W	Reset ³
7:0	ADC_DATA_GP1		R	0

ADC_DATA_GP2(0x68)

Offset = 0x68 default=0x00

Bit	Name	Description	R/W	Reset ³
7:0	ADC_DATA_GP2		R	0

INTS/MFP

INTS_CTL (0x70)

Offset = 0x70 default= 0x01

Bit	Name	Description	R/W	Reset ²
7:1	-		-	-
		CPUIRQ polarity selection		
0	CPUIRQ_POL	1: High Active	R/W	1
		0: Low Active		

INT_FLAG0 (0x71)

Offset = 0x71 default= 0xX

Bit	Name	Description	R/W	Reset ³
		ALARM pending		
7	ALARM_PENDING	1: True	R/W	0
		0: False		
6	-	-	-	-
5	LB_PENDING	BAT LOW pending	R/W	0



		1: True		
		0: False		
		VBUS OUT		
4	VBUSOUT_PENDING	1: True	R/W	0
		0: False		
		VBUS IN		
3	VBUSPLUG_PENDING	1: True	R/W	0
		0: False		
		ONOFF Super Short		
2	ONOFF_US_PENDING	1: True	R/W	0
		0: False		
		ONOFF Long		
1	ONOFF_L_PENDING	1: True	R/W	0
		0: False		
		ONOFF Short		
0	ONOFF_S_PENDING	1: True	R/W	0
		0: False		

This bit is cleared by writing 1

INT_FLAG1 (0x72)

Offset = 0x72 default= 0xX

Bit	Name	Description	R/W	Reset ³
7:6	-	-	-	-
		ONOFF Status		
5	ONOFF_FLAG	0: NOT Press	R	х
	Y	1: Press		
		VBUSIN		
4	VBUSIN_FLAG	0: False	R	0
		1: True		
		LDO OCP		
3	LDOOC_FLAG	0: False	R	0
		1: True		
2	-	-	-	-



		ADCKEY		
1	ADCKEY_PENDING	0: False	R/W	0
		1: True		
		High Temperature		
0	HT_PENDING	0: False	R/W	0
		1: True		

INT_MASK0 (0x73)

Offset = 0x73 default= 0xFF

Bit	Name	Description	R/W	Reset ³
		ALARM interrupt mask		
7	ALARM_MASK	0: enable	R/W	1
		1: disable		
6	-	- /	-	-
		BAT LOW interrupt mask		
5	LB_MASK	0: enable	R/W	1
		1: disable		
		VBUS PLUGOUT interrupt mask		
4	VBUSOUT_MASK	0: enable	R/W	1
		1. disable		
		VBUS PLUGIN interrupt mask		
3	VBUSPLUG_MASK	0: enable	R/W	1
		1: disable		
		ONOFF Super Short interrupt mask		
2	ONOFF_US_MASK	0: enable	R/W	1
	Y	1: disable		
		ONOFF Long interrupt mask		
1	ONOFF_L_MASK	0: enable	R/W	1
		1: disable		
		ONOFF Short interrupt mask		
0	ONOFF_S_MASK	0: enable	R/W	1
		1: disable		



INT_MASK1 (0x74)

Offset = 0x74 default= 0x1F

Bit	Name	Description	R/W	Reset ³
7:5	-	-	-	-
		VBUS interrupt mask		
4	VBUSIN_MASK	0: enable	R/W	1
		1: disable		
		LDO OCP interrupt mask		
3	LDOOC_MASK	0: enable	R/W	1
		1: disable	Y	
2	-) -	-
		ADCKEY interrupt mask		
1	ADCKEY_MASK	0: enable	R/W	1
		1: disable		
		High Temperature interrupt mask		
0	HT_MASK	0: enable	R/W	1
		1: disable		

MFP_CTL0 (0x75)

Offset = 0x75 default= 0x03

Bit	Name	Description	R/W	Reset ²
7		-	-	-
		IO3 MFP		
		00: IRQ*		
6:5	IO3_MFP	01:	R/W	00
		10: DCDC1_EN		
		11: GPIO3		
		IO2 MFP		
4:3	IO2_MFP	00: CHGLED*	R/W	00
4.3	I IOZ_IVII F	01:	ix/ vv	00
		10: GP2ADC		

Email: service@injoinic.com 45 / 54 Version 1.0



		11: GPIO2		
		IO1 MFP		
		000: GP1ADC		
		001: CHGLED		
2:0	IO1_MFP	010:	R/W	011
		011: GPIO1*		
		100: 32K		
		101-111: Reserved		

MFP_CTL1 (0x76)

Offset = 0x76 default= 0x0

Bit	Name	Description	R/W	Reset ²
7:6	IO8_MFP	108 MFP 00: LDO4OUT* 01: 32K	R/W	00
7.0	100_1411	10: NTC 11: GPIO8	Try VV	
5:4	IO7_MFP	IO7 MFP 00: WKIRQ* 01: Reserved	R/W	00
		10: Reserved 11: GPIO7	·	
		IO5 MFP 00: SDA*		
3:2	IO5_MEP	01: LDO5_EN	R/W	00
	Y	10:		
		11: GPIO5		
		IO4 MFP		
		00: SCK*		00
1:0	IO4_MFP	01: LDO4_EN	R/W	
		10: CHGLED		
		11: GPIO4		



MFP_CTL2 (0x77)

Offset = 0x77 default= 0x0

Bit	Name	Description	R/W	Reset ²
7:4	-	-	-	-
		IO11 MFP		
		00: DC2VSEL*		00
5:4	IO11_MFP	01:	R/W	
		10:		
		11: GPIO11		
		IO10 MFP	\ Y	
		00: POR*		00
3:2	IO10_MFP	01:	R/W	00
		10:		
		11: GPIO10		
		IO9 MFP		
		00: LDO5OUT*		00
1:0	IO9_MFP	01: 32K	R/W	00
	<i>'</i>	10:		
		11: GNO9		

GPIO_OE0 (0x78)

Offset = 0x78 default= 0x0

Bit	Name	Description	R/W	Reset ²
		GPIO1~7 Output Enable		
7:1	GPIO_OE	0: disable	R/W	0
		1: enable		
0	-	-	-	-

GPIO_OE1(0x79)

Offset = 0x79 default= 0x0

Email: service@injoinic.com 47 / 54 Version 1.0



Bit	Name	Description	R/W	Reset ²
7:4	-	-	-	-
		GPIO11 Output Enable		
3	GPIO_OE	0: disable	R/W	0
		1: enable		
		GPIO10 Output Enable		
2	GPIO_OE	0: disable	R/W	0
		1: enable		
		GPIO9 Output Enable		
1	GPIO_OE	0: disable	R/W	0
		1: enable		·
		GPIO8 Output Enable)	
0	GPIO_OE	0: disable	R/W	0
		1: enable		

GPIO_IE0 (0x7A)

Offset = 0x7A default= 0x0

Bit	Name	Description	R/W	Reset ²
7:1	GPIO_IE	GPIO1~7 Input Enable 0: disable 1: enable	R/W	0
0	-	-	-	-

GPIO_IE1 (0x7B)

Offset = 0x7B default= 0x0

Bit	Name	Description	R/W	Reset ²
7:4	-	-	-	-
		GPIO11 Input Enable		
3	GPIO_IE	0: disable	R/W	0
		1: enable		

Tel Mr.Chen:15992663405 48 / 54 Version 1.0



		GPIO10 Input Enable		
2	GPIO_IE	0: disable	R/W	0
		1: enable		
		GPIO9 Input Enable		
1	GPIO_IE	0: disable	R/W	0
		1: enable		
		GPIO8 Input Enable		
0	GPIO_IE	0: disable	R/W	0
		1: enable		

GPIO_DAT0(0x7C)

Offset = 0x7C default= 0x0

Bit	Name	Description	R/W	Reset ²
7:1	GPIO_DAT	GPIO1~7 Data	R/W	0
0	-		-	-

GPIO_DAT1 (0x7D)

Offset = 0x7D default=0x0

Bit	Name	Description	R/W	Reset ²
7:4	- <	-	-	-
3	GPIO_DAT	GPIO11 Data	R/W	0
2	GPIO_DAT	GPIO10 Data	R/W	0
1	GPIO_DAT	GPIO9 Data	R/W	0
0	GPIO_DAT	GPIO8 Data	R/W	0

PAD_PU0(0x7E)

Offset = 0x7E default= 0x0

Bit	Name	Description	R/W	Reset ³
7:1	GPIO_PU	0: disable	R/W	0



		1: enable		
0	-	-	-	-

PAD_PU1(0x7F)

Offset = 0x7F default= 0x0

Bit	Name	Description	R/W	Reset ³
7:4	-	-	-~~) -
3	GPIO_PU	0: disable	R/W	0
	di 10_1 0	1: enable	10,00	· O
2	GPIO_PU	0: disable	R/W	0
2	GF10_F0	1: enable	rty vv	O
1	GPIO_PU	0: disable	R/W	0
	GF10_F0	1: enable	IV, VV	O
0	GPIO_PU	0: disable	R/W	0
	0110_10	1: enable	117 VV	0

PAD_PD0 (0x80)

Offset = 0x80 default=0x0

Bit	Name	Description	R/W	Reset ³
7:1	GPIO_PD	0: disable	R/W	0
7.1	GFIO_FD	1: enable	IX/VV	U
0	-	-	-	-

PAD_PD1(0x81)

Offset = 0x81 default= 0x0

Bit	Name	Description	R/W	Reset ³
7:4	-	-	-	-
3	GPIO_PD	0: disable	R/W	0
	0110_10	1: enable	II, VV	0

Tel Mr.Chen:15992663405 **50 / 54** Version 1.0



2	CDIO DD	0: disable	D /\A/	0
2	GPIO_PD	1: enable	R/W	U
1	GPIO_PD	0: disable	R/W	0
1	GPIO_PD	1: enable	N/ VV	U
0	GPIO_PD	0: disable	R/W	00
	0110_10	1: enable	IV VV	00

PAD_CTL(0x82)

Offset = 0x82 default= 0x00

Bit	Name	Description	R/W	Reset ^{1,2}
7:4	-	-	-	-
3	CPUIRQ_PAD	CPUIRQ PAD Mode 0: Push-pull 1: Open-drain	R/W	0 (RST1)
2	POR_PAD	POR PAD Mode 0: Push-pull 1: Open-drain	R/W	0 (RST1)
1:0	-	-	-	-

INT_PENDINGO(0x83)

Offset = 0x83 default= 0x0

Bit	Name	Description	R/W	Reset ³
7	LDO7_OCPENDING	0: None 1: INT pending	R/W	0
6	LDO6_OCPENDING	0: None 1: INT pending	R/W	0
5	LDO5_OCPENDING	0: None 1: INT pending	R/W	0
4	LDO4_OCPENDING	0: None 1: INT pending	R/W	0



3	LDO3_OCPENDING	0: None 1: INT pending	R/W	0
2	LDO2_OCPENDING	0: None 1: INT pending	R/W	0
1:0	-	-	-	-

This bit is cleared by writing 1

INT_PENDING1 (0x84)

Offset = 0x84 default= 0x0

Bit	Name	Description	R/W	Reset ³	Т
7:3	-	- \	=	-	
2	BATOC_PENDING	0: None 1: INT pending	R/W	0	D
1	VBUSUV_PENDING	0: None 1: INT pending	R/W	0	D
0	VBUSOC_PENDING	0: None 1: INT pending	R/W	0	D

This bit is cleared by writing 1

I2C


ADDR_CTL(0x99)

Offset = 0x99 default=0x60

Bit(s)	Name	Description	R/W	Reset ²
7:4	ADDR	Slave device address	R	0110
3:1	ADDR	Slave device address	R/W	000
0	-	-	-	-



Package





		II I IN APPRA	C.D.	1
SYMBOL		ILLIMETE		
	MIN	NOM	MAX	
A	0.70	0.75	0.80	
A1	0	0.02	0.05	
b	0.15	0.20	0.25	
c	0.18	0.20	0.25	
D	3.90	4.00	4. 10	
D 2	2.60	2.65	2.70	
е		0. 40BSC		
Nd		2. 80BSC		
Е	3. 90	4.00	4. 10	
E2	2.60	2.65	2.70	
Ne		2.80BSC		
K	0.20	-	-	
L	0.35	0.40	0.45	
L1	0.30	0, 35	0.40	
L2	0.15	0.20	0. 25	4
h	0.30	0.35	0.40	
L/E载体尺寸 (Xi1)		112*11	2	



IMPORTANT NOTICE

INJOINIC TECHNOLOGY and its subsidiaries reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to INJOINIC TECHNOLOGY's terms and conditions of sale supplied at the time of order acknowledgment.

INJOINIC TECHNOLOGY assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using INJOINIC TECHNOLOGY's components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of INJOINIC TECHNOLOGY's components in its applications, notwithstanding any applications-related information or support that may be provided by INJOINIC TECHNOLOGY. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify INJOINIC TECHNOLOGY and its representatives against any damages arising out of the use of any INJOINIC TECHNOLOGY's components in safety-critical applications.

Reproduction of significant portions of INJOINIC TECHNOLOGY's information in INJOINIC TECHNOLOGY's data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. INJOINIC TECHNOLOGY is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

INJOINIC TECHNOLOGY will update this document from time to time. The actual parameters of the product may vary due to different models or other items. This document voids all express and any implied warranties.

Resale of INJOINIC TECHNOLOGY's components or services with statements different from or beyond the parameters stated by INJOINIC TECHNOLOGY for that component or service voids all express and any implied warranties for the associated INJOINIC TECHNOLOGY's component or service and is an unfair and deceptive business practice. INJOINIC TECHNOLOGY is not responsible or liable for any such statements.

Tel Mr.Chen:15992663405 **54 / 54** Version 1.0