




Project: DM2097
Current Revision: R0M0E0

DM2097 Revision History:

12/11/2020	R0M0E0	Initial release	
04/05/2021	R0M0E0 -> R1M1E1	1) Add PoE support so that device can be used remotely and in an enclosure 2) Design board to be easily enclosed 3) Add USB3 support for faster transfer rate between SoMs 4) Add IMU 5) Update all leveraged errors from previous designs	1) Imported PoE circuitry from LUX-D-PoE designs 2) Made sure that only necessary connectors are populated and used on this design 3) Added PCIe to USB3 hub 4) Implemented IMU design used on other base boards 5) Updated IMX378 footprint to 1.6mm PCB compatible, updated sync circuitry
04/05/2021	DM1097_R1M1E1 -> DM2097_R0M0E0	1) Correct the USB connection to the SoM (swapped RX and TX) add AC caps for SSTX from USB hub to SoM 2) Incorporate new Arducam FPC/connector design for CCMs 3) Add another uSD socket for mass storage 4) Add EEPROM for board info memory	1) Swapped RX and TX and added AC caps for SSTX from USB hub to SoM 2) New Arducam FPC/connector design for CCMs 3) Added another uSD socket 4) Added EEPROM




Title DM2097			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: D0000200	Revision: R0M0E0	Cannot open file C:\Users\BrianLuxonis\	
Date: 17/08/2021	Time: 12:37:33	Sheet 2 of 17		
Drawn by: David Malovrh				



VNEG is a thermal plane as well as ESD and EMI. Use thermal vias to at least 1 inch square plane on backside.




Schematic based on the reference design for the SI3404 PoE.


Title DM2097			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: D0000200	Revision: R0M0E0	Cannot open file C:\Users\BrianLuxonis\	
Date: 17/08/2021	Time: 12:37:33	Sheet 3 of 12		
Drawn by: David Malovrh				



BW2099 CONNECTOR B

The Myriad X (MX) has 1.8V GPIO outputs, but a number of PCIe-related functions require 3.3V signaling. This includes the I2C for the PCIe reference clock, and the control signaling for the PHY bridge (though RTL8111HS can handle 1.8V signalling as well).







Place FBs and caps close to their associated camera connector.

On the BW1097, the IMX378 camera module is hardwired into the "Cam-A" logical position. This means the logic which used to be required to support the module being plugged into different physical connectors (and different logical positions) is no longer needed and can be removed.

Note: It is still a limitation that the clock source for the cameras must be shared between CAMA/C and CAMB/D.



IMX378 MODULE CONNECTOR


MODULE & SENSOR INFORMATION			
MODULE	A12N02A-201	I2C Clock Rate	1000 kHz Max
SENSOR	IMX378-AAQH5-C 12.3 Mega pixel CMOS 1/2.3 inch	I2C Address (8 bits)	0x34 (Sensor) 0x18 (VCM driver) 0xA0 (EEPROM driver)
		Sensor Clock Input	6 - 27 MHz
MAX RESOLUTION	4056x3040		



Supply Information


Supply Name	Module	Sensor	Voltage	Max Current
AVDD	VANA		C_2.8V ± 0.1	55mA
DOVDD	VIF		C_1.8V ± 0.1	2.5mA
DVDD	VDIG		C_1.05V ± 0.1	446mA








MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0JG	I2C Clock Rate	400 kHz Max
SENSOR	OV09282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
		Sensor Clock Input	6 - 64 MHz (24 MHz typ.)
MAX RESOLUTION	1280X800		

Supply Information			
Supply Name	Module	Sensor	
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA




Mark "LEFT" on PCB

Place so that is the module's left camera.




Camera timing Sync Option



CAMERA CONNECTOR RESET CONNECTION TABLE

CAMERA CONNECTOR		
CAM_B	CAM_C	CAM_D
CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM_PWM	CAM_AUX_I01	CAM_AUX_I01

Title	DM2097		Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States		Cannot open file C:\Users\BrianLuxonis\
Size:	Tabloid	Number:	D0000200	Revision:	R0M0E0
Date:	17/08/2021	Time:	12:37:33	Sheet	5 of 17
Drawn by:	David Malovrh				







Place FBs and caps close to their associated camera connector.




MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-QJG	I2C Clock Rate	400 kHz Max
SENSOR	OV09282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz typ.)

Supply Information		Voltage	Max Current
Supply Name	Module Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA

Mark "RIGHT" on PCB
Place so that is the module's right camera.




POWER INPUT



Placed RC timing circuit for EN pins in order to obtain the appropriate power supply sequencing if necessary


OV9282 POWER REQUIREMENTS




Supply Information		Vol tage	Max Current
Supply Name	Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA

1. AVDD rising can occur before or after DOVDD rising as long as they are rising before XSHUTDOWN rising
2. XSHUTDOWN is pulled up after AVDD and DOVDD are stable
3. DVDD rises after DOVDD, but before XSHUTDOWN is pulled high

IMX378 POWER REQUIREMENTS




Supply Information		Vol tage	Max Current
Supply Name	Sensor		
AVDD	VANA	2.8V ± 0.1	55mA
DOVDD	VIF	1.8V ± 0.1	2.5mA
DVDD	VDIG	1.05V ± 0.1	446mA



POWER SEQUENCING REQUIREMENTS:

The BW2099 module handles it's own power sequencing on-board. (TBC)

The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.



1ms slew meets the 50mV/us max slew requirement for the IMX378. This also provides ratiometric start-up, which meets the CM3 power on sequence requirement to avoid latch up.

SET POINT EQN FOR ALL REG OUTPUTS:

$$R2 = R1 \times (0.6V / (V_{out} - 0.6V))$$

Compensation adjusted to set Fc 1/10th Fsw (200kHz) for all three outputs. The compensation circuitry has not been fully tuned.


Effective capacitance targets for each rail, taking into account DC bias and other effects:


3.3V C_eff = 24uF
1.8V C_eff = 26uF
1.05V C_eff = 70uF



Voltage ripple and allowed voltage tolerance on all rails is +/-5%

Load step design assumptions, based on worst case rail loading:




3.3V - 2.5A step
1.8V - 1A step
1.05 - 0.5A step









Title <i>DM2097</i>			<i>Luxonis Holding</i> <i>1925 Harmony Park Drive</i> <i>Westminster, CO</i> <i>80234</i> <i>United States</i>	Cannot open file C:\Users\BrianLuxonis\
Size: Tabloid	Number: D0000200	Revision: R0M0E0		
Date: 17/08/2021	Time: 12:37:34	Sheet 9 of 17		
Drawn by: <i>David Malovrh</i>				







JTAG CONNECTOR




BOOT MODES





uSD-bootable



uSD-mass storage





Basic onboard ESD protection is provided for the I2C EDID signals and the CEC signals, internal pullup and down resistors are also provided. On the {rpi4} the HDMI signals don't have any extra ESD protection, depending on the application extra ESD protection maybe required.

