


J5 DEBUG

JST-SH 1x10 · DS-009 debug full · 3.3 V logic



J13 RTC_BAT


JST-SH 1x2, side entry



J3 CAN0

JST-GH 1x4, J3 on the bottom side and J4 on the top side · DS-009 CAN


120 Ω termination: not fitted



J6 CAN1

JST-GH 1x4, J6 on the bottom side and J7 on the top side · DS-009 CAN

120 Ω termination: not fitted




J1 VIN + T1

Molex Micro-Lock Plus 1x4 (505578-0421), 1.25 mm, side entry



RGB LED CHAIN


Three pads marked CKO, SDO and G next to U14, 5 V logic



J8 B2B POWER + IO

Hirose DF40 50-pin header, 0.4 mm pitch, 3.0 mm stack (DF40TC(3.0)-50DP-0.4V) · 3.3 V logic

POWER 5V, 3.3V, RTC backup



Pin 1 is at the cut corner. Odd pins are one row, even pins the other row, face to face.
Dark pads are GND. Bands only group the rows, the pin order is the real order.
Grey chips: other functions of the same pad.

J9 B2B SDHC + IO

Hirose DF40 50-pin header, 0.4 mm pitch, 3.0 mm stack (DF40TC(3.0)-50DP-0.4V) · 3.3 V logic

SDHC OR FLEXCOMM 9 CMD, CLK, D0, D1 = FC9 P2, P0, P1, P3

