Overview of Chapter 2

Integrated Circuits (ICs)

SSI - several gates

MSI - 10-200 gates

LSI - 200-1000 gates

VLSI - 1,000s of gates


Technologies


TTL - long evolution from DTL


ECL - Emitter-coupled logic - high speed


MOS - metal oxide semiconductor - high density


CMOS - low power

















DECODERS

Decoders are of size n-to-m(nxm), where $m \le 2^n$






Diagram of a 3-to-8 Decoder




Input and Output Definition for 3-to-8 line Decoder


Enable	<u>In</u>	pu	<u>ts</u>	<u>Outputs</u>								
E	A_2	A_1	A_0		D_7	D_6	D_5	D_4	D_3	D_2	D ₁	D_0
0	X	X	X		0	0	0	0	0	0	0	0
1	0	0	0		0	0	0	0	0	0	0	1
1	0	0	1		0	0	0	0	0	0	1	0
1	0	1	0		0	0	0	0	0	1	0	0
1	0	1	1		0	0	0	0	1	0	0	0
1	1	0	0		0	0	0	1	0	0	0	0
1	1	0	1		0	0	1	0	0	0	0	0
1	1	1	0		0	1	0	0	0	0	0	0
1	1	1	1		1	0	0	0	0	0	0	0

Implementation of 3-to-8 line decoder







2 x 4 Decoder implementation with NAND



Example: Building Larger Decoders using smaller Decoders


	Inp	uts				Out	puts			
A2 (Enable)	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0





ENCODERS

Perform the inverse operation of a decoder.



Inputs

D 7	D 6	D ₅	\mathbf{D}_4	D_2	D ₂	\mathbf{D}_1 \mathbf{D}_0		Outputs				
D/		Da	D4	Ds				A ₂	A ₁	Ao		
0	0	0	0	0	0	0	1	0	0	0		
0	0	0	0	0	0	1	0	0	0	1		
0	0	0	0	0	1	0	0	0	1	0		
0	0	0	0	1	0	0	0	0	1	1		
0	0	0	1	0	0	0	0	1	0	0		
0	0	1	0	0	0	0	0	1	0	1		
0	1	0	0	0	0	0	0	1	1	0		
1	0	0	0	0	0	0	0	1	1	1		

Outtout

Only one input can have logic value 1 at any time. Otherwise, operation of circuit not defined.


$$A_0 = D_1 + D_3 + D_5 + D_7$$


$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

MULTIPLEXER


Directs one of 2^n input lines to a single output line using n selection lines.






Sel	ect	Output
S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I2
1	1	I ₃

4-to-1 line MUX Implementation



Example: Quad 2x1 mux.

How to construct a device that will select one of two 4-bit data lines (Buses).



12

REGISTER

Clock I_2 I_3 Clear


13

CS 2613

Q: Under what conditions is data loaded into this register?

A: Data is loaded at every rising edge of the clock.

4-bit register with parallel load



Q: Under what conditions is input data loaded into this register?

A: Input data is loaded when load line is high (on next rising edge).


Q: Why is the feedback required?


A: D Flip Flops do not have a "no change" input.

Shift Registers


Serial input DQDQ DQOutput Output


4-bit shift register






S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load







S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load

S_0 S_0 S_1 S_1 A_0 4x1Serial input MUX 2 3 Io S_0 S_1 4x1MUX 2 **I**1 S_0 A_2 S_1 4x11 MUX **I**2 S_0 D Q S_1 4x11 MUX Serial input _ 2 **I**3 CS 2613 Clock




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load







S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load

S_0 S_0 S_1 S_1 A_0 4x1Serial input MUX 2 3 **I**0 S_0 S_1 D 4x1MUX 23 **I**1 **S**0 A_2 S_1 4x11 MUX 2 3 **I**2 **S**0 D Q A_3 S_1 4x1MUX Serial input 2 3 **I**3 CS 2613 Clock




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load







S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load

S_0 S_0 S_1 S_1 A_0 4x1Serial input MUX **I**0 S_0 S_1 4x11 MUX **2** 3 **I**1 **S**0 A_2 S_1 4x11 MUX **I**2 3 **S**0 D Q **A**3 S_1 4x11 MUX $Serial\ input$ **2** 3 CS 2613 Clock




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load







S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load

S_0 S_0 S_1 S_1 A_0 4x1Serial input MUX I_0 S_0 S_1 D \mathbf{A}_{1} 4x1MUX **I**1 0 **S**0 D A_2 S_1 4x11 MUX **I**2 **S**0 D Q **A**3 S_1 4x11 MUX Serial input 2 **I**3 CS 2613 Clock



S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load





Memory Address										
Binary	Decimal	Memory Contents								
0000000000	0	10110101 01011100								
000000001	1	10101011 10001001								
000000010	2	00001101 01000110								
	•									
	•									
1111111101	1021	10011101 00010101								
1111111110	1022	00001101 00011110								
1111111111	1023	11011110 00100100								
□ FIGURE 7-2 Contents of a 1024 × 16 Memory										

Steps to write data to the MU

- 1. Apply desired address location on address lines.
- 2. Apply data to data input lines.
- 3. Activate write.

Steps to read data from the MU

- 1. Apply address of desired word.
- 2. Activate read.
- 3. Data output valid after specified (access) time.

RAM - Random Access Memory

ROM - like RAM with no write capability. Stored information is permanent - really just a truth table.


<u>PROM</u> - Programmable ROM

EEPROM- Electrically Erasable PROM


Implementing Combinational Circuit using ROM

Design a hardware that accepts a 3-bit number and generates an output binary number equal to the square of the input number. Design the circuit using a ROM.

Truth Table



ROM Block Diagram



ROM Contents

A_2	A_1	A_0	\mathbf{B}_{5}	\mathbf{B}_4	\mathbf{B}_3	\mathbf{B}_2
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0