


Chapter 4 - Register Transfers & Microoperations

Microoperations: The operations executed on data stored in registers of a digital system (e.g., shift, count, clear, load, add).

RTL (register transfer language): describes the possible microoperations, specifies source and destination registers.


Notation: Registers denoted with capital letters and numbers
e.g., PC, IR, R1



CS 2614

3

Why Bus is Required in a Computer System



CS 2614

7

Four Categories of microoperations

1. Register transfer
2. Arithmetic
3. Logic
4. Shift

All microoperations must have underlying hardware
In this chapter, we build the hardware to execute microoperations

Arithmetic microoperations

| Symbolic Designation | Description |
|-----------------------------------|--|
| $R3 \leftarrow R1 + R2$ | Contents of R1 plus R2 transferred to R3 |
| $R3 \leftarrow R1 - R2$ | Contents of R1 minus R2 transferred to R3 |
| $R2 \leftarrow \bar{R2}$ | Complement the contents of R2 (1's complement) |
| $R2 \leftarrow \bar{R2} + 1$ | 2's complement the contents of R2 (negate) |
| $R3 \leftarrow R1 + \bar{R2} + 1$ | R1 plus the 2's complement of R2 (subtraction) |
| $R1 \leftarrow R1 + 1$ | Increment the contents of R1 by one |
| $R1 \leftarrow R1 - 1$ | Decrement the contents of R1 by one |

CS 2614

14

Logic Microops

Bit-wise logic operations on the contents of two registers.

Notation: \wedge - AND
 \vee - OR
 \oplus - XOR

Example

| | |
|-----------------|--------------|
| 1 0 1 0 1 0 1 1 | R1 |
| 1 0 1 0 0 0 1 1 | R2 |
| ----- | |
| 1 0 1 0 1 0 1 1 | $R1 \vee R2$ |

Denotes OR of two control signals

P+Q: $R1 \leftarrow R2 \vee R3$ denotes OR microop

P+Q: $R1 \leftarrow R2 + R3$ denotes arithmetic plus (addition)

CS 2614


20

Shift Microoperations

logical shift (shl/shr)
circular shift (cil/cir)
arithmetic shift (ashl/ashr)

ashl multiplies number by 2
ashr divides number by 2

| Symbolic designation | Description |
|-------------------------------|---------------------------------|
| $R \leftarrow \text{shl } R$ | Shift-left register R |
| $R \leftarrow \text{shr } R$ | Shift-right register R |
| $R \leftarrow \text{cil } R$ | Circular shift-left register R |
| $R \leftarrow \text{cir } R$ | Circular shift-right register R |
| $R \leftarrow \text{ashl } R$ | Arithmetic shift-left R |
| $R \leftarrow \text{ashr } R$ | Arithmetic shift-right R |



CS 2614

25


Notation: Registers denoted with capital letters and numbers
e.g., PC, IR, R1




(a) Register R



(b) Showing individual bits



(c) Numbering of bits




(d) Divide into two parts

Microoperations:

Register load microop:

$R2 \leftarrow R1$



Contents of R1 placed into R2.
(Contents of R1 left unchanged)

Control function microop:


$P: R2 \leftarrow R1$



If ($P=1$) then ($R2 \leftarrow R1$)

P is a Boolean variable known
as a control signal.

Hardware construction of $P: R2 \leftarrow R1$



Concurrent operations can also be expressed in a single line of RTL by separating basic operations with a **comma**

e.g., $T: R2 \leftarrow R1, \quad R1 \leftarrow R3$

Basic Symbols for Register Transfers

| Symbol | Description | Examples |
|-----------------------------------|--|------------------|
| Letters (and numerals) | <i>Denotes a register</i> | MAR, R2 |
| Parentheses () | <i>Denotes a part of a register</i> | R2(0-7), R2(L) |
| Arrow ← | <i>Denotes transfer of information</i> | R2 ← R1 |
| Comma , | <i>Separates two microoperations</i> | R2 ← R1, R1 ← R2 |

Why Bus is Required in a Computer System








Figure 5-4 Basic computer registers connected to a common bus.



Bus System

| S1 | S0 | Register selected |
|----|----|-------------------|
| 0 | 0 | A |
| 0 | 1 | B |
| 1 | 0 | C |
| 1 | 1 | D |



Q: How many MUXs needed to produce an n -line bus for k registers?

CS 2614

A: n MUXs, where each MUX is $k \times 1$.



Representing data transfer through Bus


Bus for information **transfer** between registers:

$BUS \leftarrow C, \quad R1 \leftarrow BUS$

If we know the bus exists:



$R1 \leftarrow C$

Three (Tri-) State Buffers




Output Y=A if C=1
High-impedance if C=0

Building a Bus with tri-state buffers




We are trying to replace the multiplexer function with tri state buffers



Q: How many decoders needed for an n-line bus?

A: Still just one!




Memory Transfers

Read:

Data register

$DR \leftarrow M[AR]$

memory word selected by AR (address register)



Write:

$M[AR] \leftarrow DR$

Four Categories of microoperations

1. Register transfer
2. Arithmetic
3. Logic
4. Shift

All microoperations must have underlying hardware



In this chapter, we build the hardware to execute microoperations

Arithmetic microoperations

| Symbolic Designation | Description |
|--|---|
| $R3 \leftarrow R1 + R2$ | Contents of R1 <u>plus</u> R2 transferred to R3 |
| $R3 \leftarrow R1 - R2$ | Contents of R1 <u>minus</u> R2 transferred to R3 |
| $R2 \leftarrow \overline{R2}$ | <u>Complement</u> the contents of R2 (1's complement) |
| $R2 \leftarrow \overline{R2} + 1$ | <u>2's complement</u> the contents of R2 (negate) |
| $R3 \leftarrow R1 + \overline{R2} + 1$ | <u>R1 plus the 2's complement</u> of R2 (subtraction) |
| $R1 \leftarrow R1 + 1$ | <u>Increment</u> the contents of R1 by one |
| $R1 \leftarrow R1 - 1$ | <u>Decrement</u> the contents of R1 by one |

4-bit adder circuit

Addition using pencil and paper



Above implements $S \leftarrow A + B$

What about $S \leftarrow A - B$ or $S \leftarrow A + \bar{B} + 1$?

4-bit adder-subtractor

Four Categories of microoperations

1. Register transfer
2. Arithmetic
3. Logic
4. Shift


All microoperations must have underlying hardware
In this chapter, we build the hardware to execute microoperations

Arithmetic microoperations

| Symbolic Designation | Description |
|-----------------------------|--|
| $R3 \leftarrow R1 + R2$ | Contents of R1 plus R2 transferred to R3 |
| $R3 \leftarrow R1 - R2$ | Contents of R1 minus R2 transferred to R3 |
| $R2 \leftarrow R2$ | Complement the contents of R2 (1's complement) |
| $R2 \leftarrow R2 - 1$ | 2's complement the contents of R2 (negate) |
| $R3 \leftarrow R1 + R2 - 1$ | R1 plus the 2's complement of R2 (subtraction) |
| $R1 \leftarrow R1 + 1$ | Increment the contents of R1 by one |
| $R1 \leftarrow R1 - 1$ | Decrement the contents of R1 by one |

CS 2614

14



Binary Incrementer

A counter can be used as an incrementor.

If a combinational circuit has to be used as incrementer, a number of half adders can be connected in sequence.

Four Categories of microoperations

1. Register transfer
2. Arithmetic
3. Logic
4. Shift

All microoperations must have underlying hardware

In this chapter, we build the hardware to execute microoperations

Arithmetic microoperations

| Symbolic Notation | Description |
|------------------------------|---|
| $R1 \leftarrow R1 + R2$ | Contents of R1 plus R2 transferred to R1 |
| $R1 \leftarrow R1 - R2$ | Contents of R1 minus R2 transferred to R1 |
| $R1 \leftarrow \sim R1$ | Complementing the contents of R1 (1's complement) |
| $R1 \leftarrow R1 + 1$ | 2's complement the contents of R1 (negate) |
| $R1 \leftarrow R1 \oplus R2$ | R1 plus the 2's complement of R2 (subtraction) |
| $R1 \leftarrow R1 + 1$ | Increment the contents of R1 by one |
| $R1 \leftarrow R1 - 1$ | Decrement the contents of R1 by one |

CS 3014

18


Example

0 1 1 \leq Carry (y)


1 0 1 1 \leq A (x)

+ 1 \leq (y)

1 1 0 0 \leq A+1



4-bit arithmetic circuit



Four Categories of microoperations

1. Register transfer
2. Arithmetic
3. Logic
4. Shift

All microoperations must have underlying hardware. In this chapter, we build the hardware to execute microoperations.

| Symbolic Description | Description |
|----------------------------|--|
| $R_1 \leftarrow R_1 + R_2$ | Contents of R_1 plus R_2 transferred to R_1 |
| $R_1 \leftarrow R_1 - R_2$ | Contents of R_1 minus R_2 transferred to R_1 |
| $R_1 \leftarrow \sim R_1$ | Complement the contents of R_1 (1's complement) |
| $R_2 \leftarrow R_2 + 1$ | Increment the contents of R_2 by one |
| $R_1 \leftarrow R_1 + 1$ | Increment the contents of R_1 by one |
| $R_1 \leftarrow R_1 - 1$ | Decrement the contents of R_1 by one |

CS 2614 18

Function table in next slide

Function table of arithmetic circuit

Four Categories of microoperations

1. Register transfer
2. Arithmetic
3. Logic
4. Shift

All microoperations must have underlying hardware
In this chapter, we build the hardware to execute microoperations

Arithmetic microoperations

| Symbolic Designation | Description |
|--|--|
| $R3 \leftarrow R1 + R2$ | Contents of R1 plus R2 transferred to R3 |
| $R3 \leftarrow R1 - R2$ | Contents of R1 minus R2 transferred to R3 |
| $R2 \leftarrow \overline{R2}$ | Complement the contents of R2 (1's complement) |
| $R2 \leftarrow \overline{R2} + 1$ | 2's complement the contents of R2 (negate) |
| $R3 \leftarrow R1 + \overline{R2} + 1$ | R1 plus the 2's complement of R2 (subtraction) |
| $R1 \leftarrow R1 + 1$ | Increment the contents of R1 by one |
| $R1 \leftarrow R1 - 1$ | Decrement the contents of R1 by one |

CS 2614

14

| Select | | | Input | Output | Microoperation |
|--------|----|-----|----------------|----------------------------|----------------------|
| S1 | S0 | Cin | Y | $D = A + Y + C_{in}$ | |
| 0 | 0 | 0 | B | $D = A + B$ | Add |
| 0 | 0 | 1 | B | $D = A + B + 1$ | Add with carry |
| 0 | 1 | 0 | \overline{B} | $D = A + \overline{B}$ | Subtract with borrow |
| 0 | 1 | 1 | \overline{B} | $D = A + \overline{B} + 1$ | subtract |
| 1 | 0 | 0 | 0 | $D = A$ | Transfer A |
| 1 | 0 | 1 | 0 | $D = A + 1$ | Increment A |
| 1 | 1 | 0 | 1 | $D = A - 1$ | Decrement A |
| 1 | 1 | 1 | 1 | $D = A$ | Transfer A |

Logic Microops


Bit-wise logic operations on the contents of two registers.

Notation:

\wedge - AND
 \vee - OR
 \oplus - XOR

Example

| | |
|-----------------|--------------|
| 1 0 1 0 1 0 1 1 | R1 |
| 1 0 1 0 0 0 1 1 | R2 |
| ----- | |
| 1 0 1 0 1 0 1 1 | R1 \vee R2 |



Sixteen Logic Microoperations

| Boolean function | Microoperation | Name |
|--------------------|--------------------------------------|-----------------|
| $F0=0$ | $F \leftarrow 0$ | Clear |
| $F1=xy$ | $F \leftarrow A \wedge B$ | AND |
| $F2=xy'$ | $F \leftarrow A \wedge \overline{B}$ | |
| $F3=x$ | $F \leftarrow A$ | Transfer A |
| $F4=x'y$ | $F \leftarrow \overline{A} \wedge B$ | |
| $F5=y$ | $F \leftarrow B$ | Transfer B |
| $F6=x \oplus y$ | $F \leftarrow A \oplus B$ | Exclusive-OR |
| $F7=x+y$ | $F \leftarrow A \vee B$ | OR |
| $F8=(x+y)'$ | $F \leftarrow \overline{A \vee B}$ | NOR |
| $F9=(x \oplus y)'$ | $F \leftarrow \overline{A \oplus B}$ | Exclusive NOR |
| $F10=y'$ | $F \leftarrow \overline{B}$ | Complement B |
| $F11=x+y'$ | $F \leftarrow A \vee \overline{B}$ | |
| $F12=x'$ | $F \leftarrow \overline{A}$ | Complement of A |
| $F13=x'+y$ | $F \leftarrow \overline{A} \vee B$ | |
| $F14=(xy)'$ | $F \leftarrow \overline{A \wedge B}$ | NAND |
| $F15=1$ | $F \leftarrow \text{all 1's}$ | Set to all 1's |

Truth Tables for 16 functions of Two Variables


| Inputs | | Function Outputs | | | | | | | | | | | | | | | |
|--------|---|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| X | Y | F ₀ | F ₁ | F ₂ | F ₃ | F ₄ | F ₅ | F ₆ | F ₇ | F ₈ | F ₉ | F ₁₀ | F ₁₁ | F ₁₂ | F ₁₃ | F ₁₄ | F ₁₅ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

| Boolean function | Microoperation | Name |
|------------------|--------------------------------------|--------------|
| $F_0=0$ | $F \leftarrow 0$ | Clear |
| $F_1=xy$ | $F \leftarrow A \wedge B$ | AND |
| $F_2=xy'$ | $F \leftarrow A \wedge \overline{B}$ | |
| $F_3=x$ | $F \leftarrow A$ | Transfer A |
| $F_4=x'y$ | $F \leftarrow \overline{A} \wedge B$ | |
| $F_5=y$ | $F \leftarrow B$ | Transfer B |
| $F_6=x \oplus y$ | $F \leftarrow A \oplus B$ | Exclusive-OR |
| $F_7=x+y$ | $F \leftarrow A \vee B$ | OR |

Most computers implement only four functions: AND, OR, COMPLEMENT and XOR. One stage is shown below.

| S_1 | S_0 | Output | Operation |
|-------|-------|--------------------|------------|
| 0 | 0 | $E = A \wedge B$ | AND |
| 0 | 1 | $E = A \vee B$ | OR |
| 1 | 0 | $E = A \oplus B$ | XOR |
| 1 | 1 | $E = \overline{A}$ | Complement |

(a) Function table



(b) Logic diagram

Applications of Logic Operations

Selective Set

1 0 1 0 A before

1 1 0 0 B

----- OR (selectively *turn on* bits)

1 1 1 0

Selective Complement

1 0 1 0 A before

1 1 0 0 B

----- XOR (selectively invert bits)

0 1 1 0

Selective Clear

1 0 1 0 A before

0 0 1 1 B

----- AND (selectively *turn off* bits)


0 0 1 0

Shift Microoperations


logical shift (shl/shr)
 circular shift (cil/cir)
 arithmetic shift (ashl/ashr)

ashl multiplies number by 2
 ashr divides number by 2


| Symbolic designation | Description |
|-------------------------------|---------------------------------|
| $R \leftarrow \text{shl } R$ | Shift-left register R |
| $R \leftarrow \text{shr } R$ | Shift-right register R |
| $R \leftarrow \text{cil } R$ | Circular shift-left register R |
| $R \leftarrow \text{cir } R$ | Circular shift-right register R |
| $R \leftarrow \text{ashl } R$ | Arithmetic shift-left R |
| $R \leftarrow \text{ashr } R$ | Arithmetic shift-right R |




- A right circular shift operation:




- A left circular shift operation:



Arithmetic shift-right



- Sign bit in R_{n-1} remains unchanged
- R_{n-1} is copied into R_{n-2}




EXAMPLE




| | |
|--------------|------|
| 1110 becomes | 1111 |
| (-2) | (-1) |
| 1010 becomes | 1101 |
| (-6) | (-3) |

Arithmetic shift-left

- Insert 0 into R_0 and shift all bits to the left
- Overflow occurs if R_{n-1} is not equal to R_{n-2}



Arithmetic Logic Shift Unit (One stage shown)



Function Table for Arithmetic Logic Shift Unit

| Operation select | | | | | Operation | Function |
|------------------|----------------|----------------|----------------|-----------------|--------------------|----------------------|
| S ₃ | S ₂ | S ₁ | S ₀ | C _{in} | | |
| 0 | 0 | 0 | 0 | 0 | $F=A+B$ | Add |
| 0 | 0 | 0 | 0 | 1 | $F=A+B+1$ | Add with carry |
| 0 | 0 | 0 | 1 | 0 | $F=A+B'$ | Subtract with borrow |
| 0 | 0 | 0 | 1 | 1 | $F=A+B'+1$ | Subtract |
| 0 | 0 | 1 | 0 | 0 | $F=A$ | Transfer A |
| 0 | 0 | 1 | 0 | 1 | $F=A+1$ | Increment A |
| 0 | 0 | 1 | 1 | 0 | $F=A-1$ | Decrement A |
| 0 | 0 | 1 | 1 | 1 | $F=A$ | Transfer A |
| 0 | 1 | 0 | 0 | X | $F=A \wedge B$ | AND |
| 0 | 1 | 0 | 1 | X | $F=A \vee B$ | OR |
| 0 | 1 | 1 | 0 | X | $F=A \oplus B$ | XOR |
| 0 | 1 | 1 | 1 | X | $F=A'$ | Complement A |
| 1 | 0 | X | X | X | $F= \text{shr } A$ | Shift right A into F |
| 1 | 1 | X | X | X | $F= \text{shl } A$ | Shift left A into F |

Function table of arithmetic circuit

| Select | Input | Output | Microoperation |
|---|-------|-----------------------------|----------------------|
| S ₃ S ₂ S ₁ S ₀ C _{in} | Y | D ← A ∨ Y ∨ C _{in} | |
| 0 0 0 0 0 | 0 | D ← A ∨ 0 | Add |
| 0 0 0 0 1 | 0 | D ← A ∨ 1 | Add with carry |
| 0 0 0 1 0 | 1 | D ← A ∨ 1' | Subtract with borrow |
| 0 0 0 1 1 | 1 | D ← A ∨ 1' | Subtract |
| 0 0 1 0 0 | 0 | D ← A | Transfer A |
| 0 0 1 0 1 | 0 | D ← A + 1 | Increment A |
| 0 0 1 1 0 | 0 | D ← A - 1 | Decrement A |
| 0 0 1 1 1 | 1 | D ← A | Transfer A |

CS 2614 19

