

# **Chapter 4 - Register Transfers & Microoperations**


**Microoperations**: The operations executed on data stored in registers of a digital system (e.g., shift, count, clear, load, add).


RTL (register transfer language): describes the possible microoperations, specifies source and destination registers.


CS 2614











**Notation:** Registers denoted with capital letters and numbers e.g., PC, IR, R1




7 6 5 4 3 2 10

(b) Showing individual bits

(d)Divide into two parts


# **Microperations:**

### Register load microop:



Contents of R1 placed into R2. (Contents of R1 left unchanged)

# Control function microop:




If (P=1) then  $(R2 \leftarrow R1)$ 

P is a Boolean variable known as a control signal.

CS 2614

#### Hardware construction of $P: R2 \leftarrow R1$



Concurrent operations can also be expressed in a single line of RTL by separating basic operations with a comma

e.g., 
$$T: R2 \leftarrow R1$$
,  $R1 \leftarrow R3$ 

# **Basic Symbols for Register Transfers**

| Symbol                 | Description                     | Examples      |  |
|------------------------|---------------------------------|---------------|--|
| Letters (and numerals) | Denotes a register              | MAR, R2       |  |
| Parentheses ()         | Denotes a part of a register    | R2(0-7),R2(L) |  |
| Arrow ←                | Denotes transfer of information | R2←R1         |  |
| Comma ,                | Separates two microoperations   | R2←R1,R1←R2   |  |

# Why Bus is Required in a Computer System







Figure 5-4 Basic computer registers connected to a common bus.





CS 2614

# **Bus System**



Q: How many MUXs needed to produce an n-line bus for k registers?

CS 2614



8

# Representing data transfer through Bus


Bus for information transfer between registers:

BUS 
$$\leftarrow$$
 C, R1  $\leftarrow$  BUS

If we know the bus exists:


$$R1 \leftarrow C$$


# **Three (Tri-) State Buffers**



Output Y=A if C=1 High-impedance if C=0

# **Building a Bus with tri-state buffers**







**Q:** How many decoders needed for an n-line bus?

A: Still just one!

CS 2614 11



## **Memory Transfers**



#### Write:

$$M[AR] \leftarrow DR$$

## Four Categories of microoperations

- 1. Register transfer
- 2. Arithmetic
- 3. Logic
- 4. Shift

All microoperations must have underlying hardware


In this chapter, we build the hardware to execute microoperations


#### **Arithmetic microoperations**

| Symbolic<br>Designation                | Description                                    |
|--|--|
| R3 <b>←</b> R1+R2                      | Contents of R1 plus R2 transferred to R3       |
| R3 <b>←</b> R1-R2                      | Contents of R1 minus R2 transferred to R3      |
| R2← <del>R</del> 2                     | Complement the contents of R2 (1's complement) |
| R2 <b>←</b> <u>R</u> 2+1               | 2's complement the contents of R2 (negate)     |
| $R3 \leftarrow R1 + \overline{R2} + 1$ | R1 plus the 2's complement of R2 (subtraction) |
| R1 <b>←</b> R1+1                       | <u>Increment</u> the contents of R1 by one     |
| R1 <b>←</b> R1-1                       | Decrement the contents of R1 by one            |

# 4-bit adder circuit

#### Addition using pencil and paper







Above implements  $S \leftarrow A + B$ 

What about  $S \leftarrow A - B$  or  $S \leftarrow A + \bar{B} + 1$ ?

# 4-bit adder-subtractor







## **Binary Incrementer**




A counter can be used as an incrementor.


If a combinational circuit has to be used as incrementer, a number of half adders can be connected in sequence.







#### Function table of arithmetic circuit




|    | Select |     | Microoperation |           |                      |
|----|--------|-----|----------------|-----------|----------------------|
| S1 | S0     | Cin | Y              | D=A+Y+Cin |                      |
| 0  | 0      | 0   | В              | D=A+B     | Add                  |
| 0  | 0      | 1   | В              | D=A+B+1   | Add with carry       |
| 0  | 1      | 0   | В              | D=A+B     | Subtract with borrow |
| 0  | 1      | 1   | В              | D=A+B+1   | subtract             |
| 1  | 0      | 0   | 0              | D=A       | Transfer A           |
| 1  | 0      | 1   | 0              | D=A+1     | Increment A          |
| 1  | 1      | 0   | 1              | D=A-1     | Decrement A          |
| 1  | 1      | 1   | 1              | D=A       | Transfer A           |

### **Logic Microops**

Bit-wise logic operations on the contents of two registers.

# Notation: ^ - AND v - OR D - XOR

| <b>Example</b> |         |
|----------------|---------|
| 10101011       | R1      |
| 10100011       | R2      |
| 10101011       | R1 ∨ R2 |



#### **Sixteen Logic Microoperations**

| Boolean function | Microoperation            | Name            |
|------------------|---------------------------|-----------------|
| F0=0             | F <b>←</b> 0              | Clear           |
| F1=xy            | F <b>←</b> A/\B           | AND             |
| F2=xy'           | F←A/\B                    |                 |
| F3=x             | F←A                       | Transfer A      |
| F4=x'y           | F <b>←</b> A/\B           |                 |
| F5=y             | F←B                       | Transfer B      |
| F6=x+y           | $F \leftarrow A \oplus B$ | Exclusive-OR    |
| F7=x+y           | F←A∖/B                    | OR              |
| F8=(x+y)'        | F <del>←</del> A √B       | NOR             |
| F9=(x+y)'        | F <del>←</del> A⊕B        | Exclusive NOR   |
| F10=y'           | F←B                       | Complement B    |
| F11=x+y'         | F←A\ <u>B</u>             |                 |
| F12=x'           | F←A                       | Complement of A |
| F13=x'+y         | F←A√B                     |                 |
| F14=(xy)'        | F←A/\B                    | NAND            |
| F15=1            | F←all 1's CS 2614         | Set to all 1's  |

21


## <u>Truth Tables for 16 functions of Two Variables</u>

| Inp | uts |    | Function Outputs |                |    |                |            |            |                |                |            |             |     |     |     |     |     |
|-----|-----|----|------------------|----------------|----|----------------|------------|------------|----------------|----------------|------------|-------------|-----|-----|-----|-----|-----|
| X   | Y   | Fo | F <sub>1</sub>   | F <sub>2</sub> | F3 | F <sub>4</sub> | <b>F</b> 5 | <b>F</b> 6 | F <sub>7</sub> | F <sub>8</sub> | <b>F</b> 9 | <b>F</b> 10 | F11 | F12 | F13 | F14 | F15 |
| 0   | 0   | 0  | 0                | 0              | 0  | 0              | 0          | 0          | 0              | 1              | 1          | 1           | 1   | 1   | 1   | 1   | 1   |
| 0   | 1   | 0  | 0                | 0              | 0  | 1              | 1          | 1          | 1              | 0              | 0          | 0           | 0   | 1   | 1   | 1   | 1   |
| 1   | 0   | 0  | 0                | 1              | 1  | 0              | 0          | 1          | 1              | 0              | 0          | 1           | 1   | 0   | 0   | 1   | 1   |
| 1   | 1   | 0  | 1                | 0              | 1  | 0              | 1          | 0          | 1              | 0              | 1          | 0           | 1   | 0   | 1   | 0   | 1   |

| Boolean function        | Minner                    |              |
|-------------------------|---------------------------|--------------|
| F0=0                    | Microoperation            | Name         |
|                         | F <b>←</b> 0              | Clear        |
| F1=xy                   | F←A/\B                    | AND          |
| F2=xy'                  | F←A/\B                    | AND          |
| F3=x                    |                           |              |
|                         | F←A                       | Transfer A   |
| F4=x'y                  | F←A/\B                    | riansier A   |
| F5=y                    |                           |              |
| F6= <b>x</b> ⊕ <b>y</b> | F←B                       | Transfer B   |
| 7 0-X <del>( )</del> Y  | $F \leftarrow A \oplus B$ |              |
| F7=x+y                  | F <del>C</del> AVB        | Exclusive-OR |
| CD ZVI .                | FCAVB                     | OR           |
| CD 201.                 | ON                        |              |

Most computers <u>implement only four functions</u>: AND, OR, COMPLEMENT and XOR. One stage is shown below.

| <b>S</b> 1 | So | Output    | Operation  |
|------------|----|-----------|------------|
| 0          | 0  | E=A/\B    | AND        |
| 0          | 1  | E=A\/B    | OR         |
| 1          | 0  | E=A (+) B | XOR        |
| 1          | 1  | E=A       | Complement |



(a) Function table

(b) Logic diagram

#### **Applications of Logic Operations**

```
Selective Set
1010 A before
1100 B
----- OR (selectively turn on bits)
1110
Selective Complement
1010 A before
1100 B
----- XOR (selectively invert bits)
0110
Selective Clear
1010 A before
0011 B
----- AND (selectively turn off bits)
0010
                                  CS 2614
```


#### **Shift Microoperations**


logical shift (shl/shr) circular shift (cil/cir) arithmetic shift (ashl/ashr)

ashl multiplies number by 2

ashr divides number by 2

| Symbolic designation | Description                     |
|----------------------|---------------------------------|
| R←shl R              | Shift-left register R           |
| R←shr R              | Shift-right register R          |
| R←cil R              | Circular shift-left register R  |
| R←cir R              | Circular shift-right register R |
| R←ashl R             | Arithmetic shift-left R         |
| R←ashr R             | Arithmetic shift-right R        |






## **Arithmetic shift-right**




- Sign bit in R<sub>n-1</sub> remains unchanged
- $R_{n-1}$  is copied into  $R_{n-2}$




| <u>EXAMPLE</u> |      |
|----------------|------|
| 1110 becomes   | 1111 |
| (-2)           | (-1) |
| 1010 becomes   | 1101 |
| (-6)           | (-3) |

# Arithmetic shift-left

- Insert 0 into R<sub>0</sub> and shift all bits to the left
- $\bullet$  Overflow occurs if  $R_{n-1}$  is not equal to  $R_{n-2}$





#### Function Table for Arithmetic Logic Shift Unit

|                | Operation select |                |    |     | Operation | Function             |
|----------------|------------------|----------------|----|-----|-----------|----------------------|
| S <sub>3</sub> | S <sub>2</sub>   | S <sub>1</sub> | So | Cin |           |                      |
| 0              | 0                | 0              | 0  | 0   | F=A+B     | Add                  |
| 0              | 0                | 0              | 0  | 1   | F=A+B+1   | Add with carry       |
| 0              | 0                | 0              | 1  | 0   | F=A+B'    | Subtract with borrow |
| 0              | 0                | 0              | 1  | 1   | F=A+B'+1  | Subtract             |
| 0              | 0                | 1              | 0  | 0   | F=A       | Transfer A           |
| 0              | 0                | 1              | 0  | 1   | F=A+1     | Increment A          |
| 0              | 0                | 1              | 1  | 0   | F=A-1     | Decrement A          |
| 0              | 0                | 1              | 1  | 1   | F=A       | Transfer A           |
| 0              | 1                | 0              | 0  | X   | F=A/\ B   | AND                  |
| 0              | 1                | 0              | 1  | X   | F=A\/B    | OR                   |
| 0              | 1                | 1              | 0  | X   | F=A⊕B     | XOR                  |
| 0              | 1                | 1              | 1  | X   | F=A'      | Complement A         |
| 1              | 0                | X              | X  | X   | F= shr A  | Shift right A into F |
| 1              | 1                | X              | X  | X   | F= shl A  | Shift left A into F  |



