

Overview of Chapter 2

Integrated Circuits (ICs)

SSI - several gates

MSI - 10-200 gates

LSI - 200-1000 gates

VLSI - 1,000s of gates

Technologies

TTL - long evolution from DTL

ECL - Emitter-coupled logic - high speed

MOS - metal oxide semiconductor - high density

CMOS - low power

DECODERS

Decoders are of size n -to- m ($n \times m$), where $m \leq 2^n$.

Diagram of a 3-to-8 Decoder

CS 2613 3

ENCODERS

Perform the inverse operation of a decoder.

Inputs

D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

Only one input can have logic value 1 at any time. Otherwise, operation of circuit not defined.

Outputs

$$A_2 = D_7 + D_6 + D_5 + D_4$$

$$A_1 = D_7 + D_6 + D_3 + D_2$$

$$A_0 = D_7 + D_5 + D_3 + D_1$$

CS 2613 9

MULTIPLEXER

Directs one of 2^n input lines to a single output line using n selection lines.

Inputs

Select	Output
S1	S0
0	0
0	1
1	0
1	1

CS 2613 10

REGISTER

Q: Under what conditions is data loaded into this register?

A: Data is loaded at every rising edge of the clock.

CS 2613 13

Binary Counters

Counter, Decrement Logic

- Lowest order bit is complemented at every count.
- Other bits are complemented if all lower order bits are 1.

4-bit asynchronous binary counter

CS 2613 25

MEMORY UNIT

Address line k 2^k words n bits/word

read write

data input n

data output n

Steps to write data to the MU:

- Apply desired address location on address lines.
- Apply data to data input lines.
- Activate write.

Steps to read data from the MU:

- Apply address of desired word.
- Activate read.
- Data output valid after specified (access) time.

Memory Address

Binary	Decimal
00000000	0
00000001	1
00000010	2
00000011	3
...	...
11111110	510
11111111	511

FIGURE 7-2 Contents of a 512K x 16 Memory

RAM - Random Access Memory

ROM - like RAM with no write capability. Stored information is permanent - really just a truth table.

PROM - Programmable ROM

EEPROM - Electrically Erasable PROM

CS 2613 26

Implementing Combinational Circuit using ROM

Design a hardware that accepts a 3-bit number and generates its output binary number equal to the square of the input number. Design the circuit using a ROM.

Truth Table

Inputs	Outputs					
A2	A1	A0	B2	B1	B0	Decimal
0	0	0	0	0	0	0
0	0	1	0	0	1	1
0	1	0	0	1	0	4
0	1	1	0	1	1	9
1	0	0	1	0	0	16
1	0	1	0	1	0	25
1	1	0	1	1	1	36
1	1	1	1	1	1	49

ROM Contents

A2	A1	A0	B2	B1	B0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	1	1	0

CS 2613 27

DECODERS

Decoders are of size n -to- m ($n \times m$),
where $m \leq 2^n$




Diagram of a 3-to-8 Decoder

DECODERS

Decoders are of size n -to- m ($n \times m$),
where $m \leq 2^n$




Diagram of a 3-to-8 Decoder



CS 2613

3


Input and Output Definition for 3-to-8 line Decoder

<u>Enable</u>	<u>Inputs</u>			<u>Outputs</u>								
E	A ₂	A ₁	A ₀		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	x	x	x		0	0	0	0	0	0	0	0
1	0	0	0		0	0	0	0	0	0	0	1
1	0	0	1		0	0	0	0	0	0	1	0
1	0	1	0		0	0	0	0	0	1	0	0
1	0	1	1		0	0	0	0	1	0	0	0
1	1	0	0		0	0	0	1	0	0	0	0
1	1	0	1		0	0	1	0	0	0	0	0
1	1	1	0		0	1	0	0	0	0	0	0
1	1	1	1		1	0	0	0	0	0	0	0

Implementation of 3-to-8 line decoder



2 x 4 Decoder implementation with NAND



(a) Logic diagram

	E	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
D_0	0	0	0	0	1	1	1
D_1	0	0	1	1	0	1	1
D_2	0	1	0	1	1	0	1
D_3	0	1	1	1	1	1	0
	1	X	X	1	1	1	1

Inputs
disabled

(b) Truth table

Example: Building Larger Decoders using smaller Decoders

	Inputs			Outputs							
A2 (Enable)	A1	A0		D7	D6	D5	D4	D3	D2	D1	D0
0	0	0		0	0	0	0	0	0	0	1
0	0	1		0	0	0	0	0	0	1	0
0	1	0		0	0	0	0	0	1	0	0
0	1	1		0	0	0	0	1	0	0	0
1	0	0		0	0	0	1	0	0	0	0
1	0	1		0	0	1	0	0	0	0	0
1	1	0		0	1	0	0	0	0	0	0
1	1	1		1	0	0	0	0	0	0	0

This is a 3 x 8 decoder


Example: Building Larger Decoders using smaller Decoders (2)

Example: Building Larger Decoders using smaller Decoders

Inputs			Outputs							
A2 (Enable)	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	1	0	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0


↑
This is a 3 to 8 decoder

© 2013



ENCODERS

Perform the inverse operation of a decoder.



Inputs								Outputs		
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

Only one input can have logic value 1 at any time. Otherwise, operation of circuit not defined.



$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$


MULTIPLEXER

Directs one of 2^n input lines to a single output line using n selection lines.




Select		Output
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

4-to-1 line MUX Implementation



Example: Quad 2x1 mux.


How to construct a device that will select one of two 4-bit data lines (Buses).




REGISTER

Q: Under what conditions is data loaded into this register?

A: Data is loaded at every rising edge of the clock.



4-bit register with parallel load




Q: Under what conditions is input data loaded into this register?


A: Input data is loaded when load line is high (on next rising edge).

Q: Why is the feedback required?


A: D Flip Flops do not have a "no change" input.

Shift Registers







Bidirectional shift register with parallel load




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load




Bidirectional shift register with parallel load




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load




Bidirectional shift register with parallel load



S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load





Bidirectional shift register with parallel load




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load


Bidirectional shift register with parallel load




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load




Bidirectional shift register with parallel load




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load




Bidirectional shift register with parallel load




S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load




Bidirectional shift register with parallel load



S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load



Bidirectional shift register with parallel load



S1	S0	Register operation
0	0	No change
0	1	Shift right (down in figure)
1	0	Shift left (up in figure)
1	1	Parallel load


Binary Counters

A3	A2	A1	A0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


Counter Increment Logic

1. Lower order bit is complemented after every count
2. Other bits are complemented if all lower order bits are 1

Clock



MEMORY UNIT



Steps to write data to the MU

1. Apply desired address location on address lines.
2. Apply data to data input lines.
3. Activate write.

Steps to read data from the MU

1. Apply address of desired word.
2. Activate read.
3. Data output valid after specified (access) time.

Memory Address		Memory Contents
Binary	Decimal	
000000000	0	10110101 01011100
000000001	1	10101011 10001001
000000010	2	00001101 01000110
	⋮	⋮
	⋮	⋮
	⋮	⋮
	⋮	⋮
111111101	1021	10011101 00010101
111111110	1022	00001101 00011110
111111111	1023	11011110 00100100

□ **FIGURE 7-2**
Contents of a 1024×16 Memory

RAM - Random Access Memory

ROM - like RAM with no write capability. Stored information is permanent - really just a truth table.

PROM - Programmable ROM

EEPROM - Electrically Erasable PROM

Implementing Combinational Circuit using ROM

Design a hardware that accepts a 3-bit number and generates an output binary number equal to the square of the input number. Design the circuit using a ROM.

Truth Table

Inputs			Outputs							
A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Decimal	
0	0	0	0	0	0	0	0	0	0	
0	0	1	0	0	0	0	0	1	1	
0	1	0	0	0	0	1	0	0	4	
0	1	1	0	0	1	0	0	1	9	
1	0	0	0	1	0	0	0	0	16	
1	0	1	0	1	1	0	0	1	25	
1	1	0	1	0	0	1	0	0	36	
1	1	1	1	1	0	0	0	1	49	

All zeroes

Same as A₀

ROM Contents

A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

ROM Block Diagram

