ECE 440 - Project #3

Collin Heist

28th February 2020


Contents

1	Des	ign	1
	1.1	Wrapper Block Diagram	1
	1.2	Wrapper Input Selection Finite State Machine	1
	1.3	LED Encoder	2
2	Trib	oulations	3
3	Sim	ulations	4
	3.1	Behavioral Simulation	4
	3.2	Post-Synthesis Timing Simulation	5
4	Sou	rce Code	6
\mathbf{F}	igu	res	
	1.1	Input Finite State Machine	2
	3.1		4
	3.2	Post-Synthesis Timing Simulation	5
\mathbf{L}	isti	$_{ m ngs}$	
	4.1	Wrapper Module	6
	4.2	Testbench	8

1 Design

1.1 Wrapper Block Diagram

As part of **Homework** #4, and for the purpose of clearly outlining the necessary components for my wrapper, I designed the following block diagram for the overall wrapper module.



The debounce module was provided for us, and the logic for the **X** and **Y** Loader is outlined in **Section 1.2**. The GCD core is the unchanged code from **Project #2**, and the LED encoder is purely combinational and is described in **Section 1.3**.

1.2 Wrapper Input Selection Finite State Machine

I decided to implement the input logic using a very basic finite state machine. Sequentially selecting **X** and **Y** could not be done without sequential logic because the previous presses of **BTN1** must be remembered.

The FSM I implemented in **Listing 4.1** is shown below:




Figure 1.1: Input Finite State Machine

This FSM was implemented inside a sequential block, with the **LOAD** signal being used to begin many of the state transitions referencing the output of the button debouncer. This was necessary in order to avoid loading the registers with all of the same value (triggered by many debounces).

This state mechanism interacts with the **gcd_core** module, and the final three states are input-independent (excluding reset, obviously) that only exist to send the **Load**, **X**, and **Y** signals synchronized with the clock. Because of this, there is no need to send the debounced load signal directly into the GCD core module, as four load-button presses will automatically trigger the only required load into the module.

1.3 LED Encoder

As shown in **Figure 1.1**, the output logic is purely combinational, and is dependent upon the status of the switches and the constantly-asserted **Done** signal from the GCD Core. Because of this, the implementation for this section was very simple, and shown at the end of **Listing 4.1**, specifically lines 84-95.

2 Tribulations

My first implementation of the FSM in **Figure 1.1** had the debounced load being required for all state transitions, not just the first four *loading* states. This seemed necessary to me at first, as button presses were necessary for advancing the FSM at first, but upon simulating this with my testbench (see **Listing 4.2**), I noticed that the FSM never went past the **Send X** state. This of course makes sense, because the user is not required to press any more buttons after both X and Y are loaded, and so the transitions to send X and Y over the **Data** line never occurred. This was fixed by changing my FSM code to include a second if statement checking only if reset was not asserted, and if the state was already on the **Send Load** state, then transitions occurred on all clock edges.

The next problem I encountered occurred while I was testing my code on the hardware. I was not able to randomly generate suitable numbers that had a high-enough GCD to verify that toggling between seeing the MSB or LSB of the result was working. For my simulations I only tested (at that point) relatively small numbers with GCD's less than 2^4 . To rectify this I wrote a small Python script to test all possible number combinations between 1 and 2^8 and output the ones with the highest GCD. This gave me the inputs of x=236, and y=156 with a GCD of 78 (|0100|1110| in binary) - achievable in a relatively small amount of operations on the datapath. This allowed me to verify that my MSB and LSB toggle was working properly.

3 Simulations

3.1 Behavioral Simulation

After addressing those issues detailed in **Section 2**, my behavioral simulation went exactly as expected, and is shown in **Figure 3.1**.



Figure 3.1: Behavioral Simulation.

3.2 Post-Synthesis Timing Simulation

With a lot of the information obfuscated, the post-synthesis simulation is a lot smaller, but shows the same results as the behavioral.




Figure 3.2: Post-Synthesis Timing Simulation.

This is as-expected, with the exception of the small blip on leds[0] for approximately 75 picoseconds. After verifying the logic was sound, and ensuring this behavior was not present when implemented on the board, I determined this was due to some combinational logic delays, and was small-enough to be ignored.

4 Source Code

```
Listing 4.1: Wrapper Module
  'timescale 1ns / 1ps
  module wrapper (
    input logic clock,
    input logic [1:0] buttons,
    input logic [3:0] switches,
    output logic [3:0] leds
  );
8
  // Internal signals
  logic reset, load, done;
  logic internal_load, reset_debounce, load_debounce;
  logic [7:0] x, y, data, gcd_result;
14
  // Synthesis ONLY
  assign reset = reset_debounce;
  assign internal_load = load_debounce;
18
  // Simulation ONLY
19
  //assign\ reset = buttons[0];
  //assign\ internal\_load = buttons[1];
  // Instantiate our modules
  debounce debounce_inst (
     . clock (clock),
     .reset_button(buttons[0]),
26
     .load_button(buttons[1]),
     .reset_debounce(reset_debounce),
     .load_debounce(load_debounce)
  );
30
31
  gcd_core_inst(.*);
32
  // Implementation for the Input Loading
34
  typedef enum logic [2:0] {x_msb, x_lsb, y_msb, y_lsb,
     send_load , send_x , send_y } statetype;
  statetype state;
36
  always_ff @(posedge clock) begin
38
    if (reset) begin // On debounced-resets go to x-msb
       state
       state \leq x_msb;
40
       load = 0;
41
```

```
42
       end
     else if (internal_load) begin // When load is asserted,
43
         update x, y registers
       case (state)
          x_msb: begin
45
            state \le x_lsb;
46
            x \le \{ switches, 4'b0000 \};
47
            end
48
          x_lsb: begin
49
            state <= y_msb;
50
            x \ll \{x [7:4], \text{ switches}\};
            end
          y_msb: begin
            state \le y_lsb;
54
            y \le \{ switches, 4'b0000 \};
            end
56
          y_lsb: begin
            state <= send_load;
            y \ll \{y [7:4], \text{ switches}\};
59
            end
            endcase
61
            end
62
       // So long as reset isn't being asserted, advance FSM
63
           if beyond send_load state
     if (~reset) begin
         case (state)
65
             send_load: begin
66
                  state \le send_x;
67
                    load \ll 1;
68
                    end
                 send_x: begin
70
                      state \le send_y;
                     load \ll 0;
72
                      data \le x;
                     end
                 send_y: begin
75
                      state \leq x_msb;
                     data \le y;
                     end
           endcase
79
     end
80
  end
81
82
   // Implementation of the output logic
   always_comb begin
     leds = 4'b0000;
     if (done) begin
```

```
if ( switches [1])
87
          leds = 4'b0001;
88
       else
          if (~switches[0])
            leds = gcd_result[3:0];
91
          else
            leds = gcd_result[7:4];
93
     end
94
  end
95
96
  endmodule
```

```
Listing 4.2: Testbench
  'timescale 1ns / 1ps
  module testbench();
  // Global Parameters
  parameter CLK_PRD = 100;
  parameter HOLD\_TIME = (CLK\_PRD * 0.3);
  parameter MAX_SIM_TIME = (100 * CLK_PRD);
  // Internal logic signals
  logic clock;
  logic [1:0] buttons;
  logic [3:0] switches, leds;
13
14
  // Instantiate the GCD core as a UUT
  wrapper dut(.*);
17
  // Prevent simulating longer than MAX_SIM_TIME
  initial #(MAX_SIM_TIME) $finish;
19
20
  // Generate Clock Signal
21
  initial begin
     clock \ll 0;
    forever #(CLK_PRD / 2) clock = ~clock;
  end
25
26
  // Main Simulation
27
  initial begin
28
    buttons = 2'b00; switches = 4'b0000;
     // Global Reset
31
    #100;
```

```
@(posedge clock); #HOLD_TIME; // Align with clock
34
35
    repeat(2) #CLK_PRD;
36
    buttons [0] = 1; #CLK_PRD; buttons [0] = 0;
38
     // Stimulate the dut
39
     // Load X
40
                                                        // X-MSB
     switches = 4'b1110; buttons = 2'b10; #CLK_PRD;
41
                                                        // X-LSB
     switches = 4'b1010; buttons = 2'b10; #CLK_PRD;
42
    // Load Y
43
                                                        // Y-MSB
     switches = 4'b1001; buttons = 2'b10; #CLK_PRD;
     switches = 4'b1100; buttons = 2'b10; #CLK_PRD;
                                                        // Y–LSB
45
     switches = 4'b0000; buttons = 2'b00; #CLK_PRD;
46
47
    forever begin
48
      @(posedge clock);
49
       if (leds) begin
         $\display("Done_asserted,_LEDS=%b\nLooking_at_result."
            , leds);
         switches = 4'b0010; #CLK_PRD; // Look at LSB of GCD
         $display("Looking_at_LSB_of_result,_LEDS=%b", leds);
         switches = 4'b0011; #CLK_PRD; // Look at MSB of GCD
            Result
         $\display("Looking_at_MSB_of_result,_LEDS=\%b", leds);
         $finish;
56
      end
    end
58
     $finish;
60
  end
61
63 endmodule
```