



2) a) the system will have inputs:  
 • Clock, Reset, n, start

and outputs:  
 • f.n, done



The system operates by iteratively computing the Fibonacci sequence from  $F_0 \rightarrow F_n$ . The control signals used in this DP/FSM are (valid-n): which, simply looks if (n) is  $\geq 2$ , indicating a valid input; and do-fib which controls when to stop looping, by comparing if temp-n, the current loop number, is less than or equal to n, the total number of loops. This is initialized to 2 since  $F_0$  and  $F_1$  are seeded. Start is also used as a one-clock start pulse for the computation.

3

module testbench();

parameter CLK\_PRD = 100; parameter HOLD\_TIME = CLK\_PRD \* 0.3; parameter MAX\_X\_VAL = 15; parameter NUM\_TRANS = 20;

logic clock, reset, valid, ready; logic [31:0] x\_factorial; rand logic [31:0] data;

fifo\_interface dut(.\*);

initial begin clock <= 0; forever #(CLK\_PRD/2) clock = ~clock; end

initial begin: sim

reset = 0; valid = 0; data = 0; #CLK\_PRD;

@(posedge clock); #HOLD\_TIME; reset = 1; repeat(2) #CLK\_PRD;

#monitor(data, x\_factorial); repeat(NUM\_TRANS) begin

valid = 1; data.randomize() with {data <= MAX\_X\_VAL}; #CLK\_PRD;

while (x\_factorial != 0) begin

valid = 0; #CLK\_PRD;

end

\$finish;

end: sim

endmodule: testbench