# ECE 440 - Project #8

# Collin Heist

# 29th March 2020

# Contents

1	Design	1
	1.1 Codon Reader	1
	1.2 Codon Counter	2
	1.3 Hardware Wrapper	3
2	Tribulations	4
3	Simulations	5
4	Source Code	7
$\mathbf{F}$	igures	
	1.1 Codon Reading Finite State Machine	1
	1.2 Codon Counter Finite State Machine	2
	3.1 Codon Reader Behavioral Simulation	5
	3.2 All codon counts asserted on the LEDs	6
$\mathbf{L}$	istings	
	4.1 Codon Reader Module	7
	4.2 Codon Counter Module	9
	4.3 Hardware Wrapper	13
	4.4 Simulation Testbench	14

# 1 Design

#### 1.1 Codon Reader

I chose to implement this project with two relatively complicated modules (although in hindsight, I should have partitioned my project more). The first one being the codon-reading module, that is responsible for reading the codon memory and storing the parsed codons for later operations. The FSM I designed for this module is shown in **Figure 1.1**.




Figure 1.1: Codon Reading Finite State Machine

As evident by the FSM, this is a fairly straightforward module. The codon memory is instantiated, and then each sequential memory location is read, filling in a 3D array (called **codons**) as it goes. Whenever an 0xF is detected—that value is skipped, **codon\_num** is incremented (signifying which codon we are *filling*) and the process repeats. This is repeated until two sequential 0xF's are detected, at which point the **done** state is entered, and the process switches to entirely combinational logic.

The combinational logic in this module is fairly substantial, handling all of the codon-subindex output, and end of codon detection. This module takes in a 3-bit signal called codon\_index which signifies which 4-bit nibble of all codons to look at (for example, nibble 1 of codon 0x16A2 would be 0x6). Nibbles of all codons (1-5) are output at all times through signals codonX. The most important part (with regards to counting codons used in the next module) is the end of codon detection. To aid in this, the codon memory is created with one extra nibble per codon (so they are all technically 6 nibbles long), and the entire memory is initialized with 1's. Then, a 5-bit (one bit for each codon) output end\_of\_codon looks at the next nibble of all codons (so codon\_index+1) to see if that contains 0xF, signifying the current nibble is the last one in memory.

#### 1.2 Codon Counter

The second module created for this project is the codon counter. This is fairly substantial, and should have probably been done in two or more separate modules. This module waits for the reader module to finish reading (signified by **done\_reader** going high), and then it starts going through the gene memory, counting instances of each codon. The FSM for this is shown below in **Figure 1.2**.




Figure 1.2: Codon Counter Finite State Machine

When reset is no longer asserted, the values used in this module are reset. The notable one here is that previous\_matches is reset to 0b11111 as opposed to zeros. This is done so that during the detection of full codons, single-nibble codons are detected (I'll go into more detail later). I could technically remove the Wait state by and-ing reset and done\_reader to start the FSM. However, as soon as the codon reading is finished, the gene memory is read. Not shown in the FSM (at least on the Read DNA state) is the relevance of await\_new\_read. This is a signal used to account for the one clock delay in all reads, and is toggled during every clock cycle while in the Read DNA and One F states.

The internal control signals being used for most of this logic are the is\_F, matches\_any,

concurrent\_matches (labeled concurrent), ending\_match, and detected\_codons. Their assignments are shown in Listing 1.1.

```
Listing 1.1: Internal Logic Signal Assignment
  always_comb begin : codon_match_detection
    current_matches [0] = ((memory_out = codon1) && (codon1)
       != 4'hF);
    current_matches[1] = ((memory_out = codon2) && (codon2)
       != 4'hF);
    current_matches[2] = ((memory_out = codon3) && (codon3)
       != 4'hF);
    current_matches[3] = ((memory_out = codon4) && (codon4)
       != 4'hF);
    current_matches [4] = ((memory_out = codon5) && (codon5)
       != 4'hF);
    ending_match = | (current_matches & end_of_codon);
    concurrent_matches = | (current_matches &
9
       previous_matches);
    matches_any = | current_matches;
    detected_codons = (current_matches & previous_matches &
       end_of_codon);
end: codon_match_detection
```

Although the **Read DNA** state looks complicated, it really only handles five conditions. These five conditions, and the action taken, are as follows:

- The current gene nibble is 0xF- move to the  $One\ F$  state.
- No matches on the current gene to any of the codons, shown by matches\_any increment the address only if we were looking at the start nibble of all codons, otherwise return to the start codon index.
- There was a match, but not a concurrent one don't increment the address, restart on the first nibble of all codons.
- There is a concurrent match, but not an end-of-codon one store the current matches, go to the next codon index and address.
- There's an ending, concurrent match on codon[N] (1-5) increment that codon's count, reset the codon index and previous match values, and finally go to the next address.

# 1.3 Hardware Wrapper

The final *module* I wrote was the hardware wrapper – it takes the clock, reset, switches, and LED inputs and takes care of the output LED assignment. There is nothing of note here, however I was unable to implement the **.xdc** file portion of this project because I couldn't access the lab and was unable to run *Vivado* on my computer.

### 2 Tribulations

I initially planned on having all bits of all codons as inputs to the codon counting module, but I realized after beginning that design process that this would require at least 100-bits of input to the module *just for the codons*, at that seemed quite *messy*. Although this is not a direct problem, it did require a redesign, and I ended up implementing the nibble-indexing (with **codon\_index**) instead.

I initially did not account for the one clock cycle delay on reading from the gene memory, and the first instance of 0xF would terminate the counting. Because it would be 0xF on the first cycle, and had not yet updated by the time it was evaluated for the  $One\ F$  state. I fixed this by adding the  $await_new_read$  signal.

### 3 Simulations

I was also unable to perform any simulations with the synthesized design (however I did verify it synthesized without error) – but the behavioral simulation went as expected, and the last few cycles of the codon reader are shown below in **Figure 3.1**.




Figure 3.1: Codon Reader Behavioral Simulation.

This simulation was performed on the example codon and gene memory instance, and viewing **Codons** shows how the loading sequence works. All stored codons start off as 0xFFFFFF, and are loaded sequentially (shown in reverse order in the simulation, for some reason). After two sequential instances of 0xF, the done signal is asserted. I also have an image of the final count outputs, shown in **Figure 3.2**.




Figure 3.2: All codon counts asserted on the LEDs.

When the switches are 0, **LED0** goes high as soon as the counting is done, and then the sequence of switches cycles through the counts of each codon.

### 4 Source Code

```
Listing 4.1: Codon Reader Module
  'timescale 1ns / 1ps
  module codon_reader(clock, reset, codon_index, done_reader,
      codon1, codon2, codon3, codon4, codon5, end_of_codon);
    input logic clock, reset;
4
    input logic [2:0] codon_index;
    output logic done_reader;
    output logic [3:0] codon1, codon2, codon3, codon4, codon5
    output logic [4:0] end_of_codon;
  // Instantiate the codon memory unit
  logic enable, write_enable, is_F;
  logic [3:0] memory_in, memory_out;
  logic [4:0] address; // 32 addressable locations
                               // Always reading
  assign enable = 1;
                                 // Never writing
  assign write_enable = 0;
                              // Never writing
  assign memory_in = 0;
  assign is_F = (memory_out == 4'hF); // Flag for if an 0xF
     has been detected
  codon_memory codon_memory_instance (
18
    .clka(clock),
19
    .ena(enable),
20
    .wea(write_enable),
    . addra (address),
    . dina (memory_in),
    . douta (memory_out)
  );
26
  // Codon Register - End-of-codon detection - Codon Sub
27
     Addressing
  logic [3:0] codons [4:0] [5:0]; // 4-bit wide units, [
     codon_num / (codon_sub_addr)
  logic [2:0] codon_num;
  assign codon1 = codons[0][codon_index];
  assign codon2 = codons[1][codon_index];
  assign codon3 = codons[2][codon_index];
  assign codon4 = codons[3][codon_index];
  assign codon5 = codons [4] [codon_index];
  assign end_of_codon [0] = (codons [0] [codon_index + 1] == 4
     hF); // Check if next codon value is 0xF
  assign end_of_codon[1] = (codons[1][codon_index + 1] == 4
     hF);
```

```
assign end_of_codon[2] = (codons[2][codon_index + 1] == 4
  assign end_of_codon[3] = (codons[3][codon_index + 1] == 4
  assign end_of_codon [4] = (codons [4] [codon_index + 1] == 4
     hF);
40
  logic [3:0] codon_sub_addr; // Which 4-bit nibble is being
41
     loaded
                         // Whether or not to load the codon
  logic load_codon;
42
     register
43
  // FSM States
  typedef enum logic [1:0] {reset_state, read_codon,
     check_next , codons_done } statetype ;
  statetype state;
46
47
  // FSM Advancement
  always_ff @(posedge clock) begin : fsm_advancement
49
     if (reset) begin
50
       state <= reset_state; // Go to reset state
       address <= 0; // Reset address
      codon_sub_addr <= 0; // Reset nibble number
      codon_num <= 0; // Current codon number
54
      end
     else begin
56
      case (state)
         reset_state: begin
           state <= read_codon;
           address <= address + 1;
           end
         read_codon: begin
           address \le address + 1;
           unique case (is_F)
             1'b1: begin state <= check_next; codon_num <=
                codon_num + 1; codon_sub_addr <= 0; end
             1'b0: begin state <= read_codon; codon_sub_addr
                \leq codon_sub_addr + 1;
                                               end
           endcase
           end
68
         check_next:
           unique case (is<sub>F</sub>)
             1'b0: begin state <= read_codon; address <=
71
                address + 1; codon_sub_addr <= codon_sub_addr
                + 1;
                      end
             1'b1: begin state <= codons_done;
72
                                 end
```

```
endcase
         codons\_done:
74
            state <= codons_done;
       endcase
       end
77
   end : fsm_advancement
78
79
   // FSM Outputs
80
   always_comb begin : fsm_outputs
81
     load_codon = 0; done_reader = 0;
82
     if (~reset) begin
       case (state)
84
         reset_state:
                         load\_codon = 1;
85
                         load\_codon = \tilde{i}s\_F;
         read_codon:
86
         check_next:
                         load\_codon = 1;
87
         codons_done:
                         done_reader = 1;
88
         endcase
       end
  end : fsm_outputs
91
92
   // Codon Loading
93
   always_ff @(posedge clock) begin : codon_loader
     if (reset)
95
       codons <= '{default:4'b1111}; // Codons should default
96
          to \ 0xF
     else
97
       if (load_codon) codons [codon_num] [codon_sub_addr] =
98
          memory_out;
  end : codon_loader
  endmodule : codon_reader
```

```
Listing 4.2: Codon Counter Module
'timescale 1ns / 1ps
module codon_counter(clock, reset, done_reader, count_index
   , codon1, codon2, codon3, codon4, codon5, end_of_codon,
   done_counter , codon_index , codon_count);
  input logic clock, reset, done_reader;
  input logic [2:0] count_index;
                                                  // Which
     codon\ count\ to\ output\ [1->5]
  input logic [3:0] codon1, codon2, codon3, codon4, codon5;
      // Current nibble of codon 1 to 5
  input logic [4:0] end_of_codon;
                                                   // Encoding
      of which codon we're on the last nibble of
                                                // Whether
  output logic done_counter;
```

```
the counter module is done
                                                    // Which
    output logic [2:0] codon_index;
       nibble to address of all the codons
                                                    // Count of
    output logic [3:0] codon_count;
        the current codon selected by count_index
  // Instantiate the genome memory unit
  logic enable, write_enable, is_F;
  logic [3:0] memory_in, memory_out;
  logic [7:0] address;
                              // Always reading
  assign enable = 1;
  assign write_enable = 0;
                                // Never writing
  assign memory_in = 0; // Never writing
  assign is F = (memory_out = 4'hF); // Flag for if an <math>\theta xF
     has been detected
  gene_memory gene_memory_instance (
    .clka(clock),
21
    .ena(enable),
22
    .wea(write_enable),
    . addra (address),
    . dina (memory_in),
    . douta (memory_out)
26
  );
27
28
  // All Codon counts register and output assignment
                                     // Access with counts/
  logic [4:0][3:0] counts;
     codon_number |
  assign codon_count = counts [count_index]; // Assign the
     output count
  // Codon Match-detection
  logic [4:0] previous_matches, current_matches,
     detected_codons;
  logic ending_match , concurrent_matches , matches_any ;
  always_comb begin : codon_match_detection
    current_matches[0] = ((memory_out = codon1) && (codon1)
37
       != 4'hF)); // Whether each codon matches the current
       output
    current_matches[1] = ((memory_out = codon2) && (codon2)
38
       != 4'hF);
    current_matches[2] = ((memory_out = codon3) && (codon3)
       != 4'hF);
    current_matches[3] = ((memory_out = codon4) && (codon4)
40
       != 4'hF);
    current_matches [4] = ((memory_out = codon5) && (codon5)
41
       != 4'hF);
42
```

```
ending_match = | (current_matches & end_of_codon);
43
         // T/F if a match occurred on the last of a codon
    concurrent_matches = | (current_matches &
44
       previous_matches); // T/F if two same-place
       sequential matches occurred
                                                      // T/F if
    matches_any = | current_matches;
45
        any matches occurred
    detected_codons = (current_matches & previous_matches &
       end_of_codon); // 5-Bit field that denotes a
       completed codon detection
  end : codon_match_detection
48
  // FSM States
  typedef enum logic [2:0] {reset_state, wait_state, read_DNA
     , one_F, done_state} statetype;
  statetype state;
  logic await_new_read;
52
  // FSM Advancement
  always_ff @(posedge clock) begin : fsm_advancement
    if (reset) begin
56
       state <= reset_state;
                                // Go to reset state
                             // Reset memory address
      address \le 0;
58
                             // Reset array of all codon
      counts \ll 0;
          counts
      previous_matches <= 5'b11111; // Previous matches are
60
          default high so immediate end-matches are okay (
         through AND)
      codon_index \ll 3'b000;
                                  // Reset codon nibble index
61
      await_new_read <= 0; // Reset 'new read' flag
62
      end
    else begin
      case (state)
65
         reset_state:
66
           state <= wait_state;
         wait_state:
           unique casez({is_F, done_reader})
             2'b?0: begin state <= wait_state;
                                                          end
             2'b11: begin state <= one_F; address <= address +
                    end
             2'b01: begin state <= read_DNA;
                                                          end
          endcase
        read_DNA: begin
74
           await_new_read <= ~await_new_read; // Use this to
              deal with the 1 clock delay on reads
           if (~await_new_read) begin
76
             address \le address + 1;
77
```

```
unique casez({is_F, matches_any,
78
                concurrent_matches, ending_match,
                detected_codons })
               9'b1??????: begin state <= one_F; address <=
79
                  address + 1; codon_index \ll 3'b000;
                  previous_matches <= 5'b11111;
                        end // \theta xF output from memory
               9'b00??????: begin state <= read_DNA; address
80
                 <= (codon\_index == 3'b000 ? address + 1 :
                  address); codon_index <= 3'b000;
                  previous_matches <= 5'b11111; end // No
                  matches whatsoever
               9'b010??????: begin state <= read_DNA;
81
                  codon_index <= 3'b000; previous_matches <=
                  5'b11111:
                  // Was a match, but not concurrently
               9'b0110?????: begin state <= read_DNA; address
82
                 <= address + 1; codon_index <= codon_index +</pre>
                   1; previous_matches <= current_matches;
                          end // Concurrent match, but not an
                  end-of-codon one
               9'b01111????: begin state <= read_DNA; address
83
                 <= address + 1; codon_index <= 3'b000;
                  previous_matches <= 5'b11111; counts[4] <=
                  counts[4] + 1;
                                   end // End-of-codon match
                   on codon5
               9'b011101???: begin state <= read_DNA; address
84
                 \leq address + 1; codon_index \leq 3'b000;
                  previous_matches <= 5'b11111; counts[3] <=
                  counts [3] + 1; end // End-of-codon match
                   on codon4
               9'b0111001??: begin state <= read_DNA; address
                 \leq address + 1; codon_index \leq 3'b000;
                  previous_matches <= 5'b11111; counts[2] <=
                                     end // End-of-codon match
                  counts[2] + 1;
                   on codon3
               9'b01110001?: begin state <= read_DNA; address
86
                 <= address + 1; codon_index <= 3'b000;
                  previous_matches <= 5'b11111; counts[1] <=
                  counts[1] + 1;
                                     end // End-of-codon match
                   on codon2
               9'b011100001: begin state <= read_DNA; address
87
                 \leq address + 1; codon_index \leq 3'b000;
                  previous_matches <= 5'b11111; counts[0] <=
                                     end // End-of-codon match
                  counts[0] + 1;
                   on codon1
             endcase
88
```

```
end
89
            end
90
          one_F: begin
91
            await_new_read \ll 0;
            unique casez({is_F, await_new_read})
93
               2'b?1: state \leq one_F;
94
              2'b00: state \leq read_DNA;
95
              2'b10: state <= done_state;
96
            endcase
97
            end
98
          done_state:
            state <= done_state;
        endcase
        end
   end : fsm_advancement
104
   // FSM Outputs
   assign done_counter = (state == done_state);
107
   endmodule : codon_counter
```

```
Listing 4.3: Hardware Wrapper
  'timescale 1ns / 1ps
  module hardware_wrapper(clock, reset, switches, leds);
    input logic clock, reset;
    input logic [2:0] switches;
    output logic [3:0] leds;
  // Instantiate the Codon Reader
  logic done_reader;
  logic [2:0] codon_index;
  logic [3:0] codon1, codon2, codon3, codon4, codon5;
  logic [4:0] end_of_codon;
  codon_reader_codon_reader_instance(.*);
13
14
  // Instantiate the Codon Counter
  logic [2:0] count_index;
  logic [3:0] codon_count;
  logic done_counter;
  codon_counter codon_counter_instance(.*);
19
  always_comb begin : count_assignment
    count_index = 0;
    unique casez (switches) // Messy, but it works
      3'b00?: count_index = 0;
23
      3 'b010:
                 count_index = 1;
```

```
3'b011: count\_index = 2;
25
       3 'b100:
                 count\_index = 3;
26
       3 'b101:
                 count_index = 4;
       default:
                 count_index = 0;
    endcase
  end : count_assignment
30
  always_comb begin : led_assignment
     leds = 4'b0000;
    if (done_counter) begin
34
       if (switches = 3'b000)
         leds = 4'b0001;
36
       else
         leds = codon_count;
38
       end
39
  end : led_assignment
40
41
  endmodule : hardware_wrapper
```

```
Listing 4.4: Simulation Testbench
  'timescale 1ns / 1ps
  module testbench();
  // Global Parameters
  parameter CLK\_PRD = 100;
  parameter HOLD\_TIME = (CLK\_PRD * 0.3);
  parameter MAX_SIM_TIME = (500 * CLK_PRD);
  // Instantiate the GCD core as a DUT
  logic clock, reset;
  logic [2:0] switches;
  logic [3:0] leds;
  hardware_wrapper dut(
     . clock (clock),
     . reset (reset),
     .switches (switches),
     .leds(leds)
18
  );
19
20
  // Prevent simulating longer than MAX_SIM_TIME
21
  initial #(MAX_SIM_TIME) $finish;
  // Generate Clock Signal
  initial begin
25
     \operatorname{clock} = 0;
```

```
forever #(CLK_PRD / 2) clock = ~clock;
  end
28
29
  // Main Simulation
  initial begin
31
     reset = 1; switches = 0;
33
     // Global Reset
     #100; reset = 0;
35
    @(posedge clock); #HOLD_TIME; // Align with clock
38
     forever begin
39
       @(posedge clock);
40
       if (leds) begin
41
         switches = 4'b0001; #CLK_PRD; // Codon 1
         switches = 4'b0010; #CLK_PRD; // Codon 2
         switches = 4'b0011; #CLK_PRD; // Codon 3
         switches = 4'b0100; \ \#CLK\_PRD; \ // \ \textit{Codon 4}
45
         switches = 4'b0101; #CLK_PRD; // Codon 5
46
         switches = 4'b0000; #CLK_PRD;
47
         $finish;
48
         end
49
    end
50
  end
  endmodule
```