




1) XFACE: inputs: Master_valid, done, x_factorialⁱⁿ, fifo_data_n
 outputs: slave_ready, go, x



The do_start signal is just a control signal of:

assign do_start = valid & (state == reset-state);

Used to prevent clearing x-f when valid goes high on the AXI interface. This module operates by initiating a read from the AXI Stream FIFO when all previous computations are done, and valid is asserted. There, the internal register for x-f is cleared, and the FIFO data is sent to the factorial module, along with a single go pulse, the next clock cycle. Then done is waited for, at which point the result is stored in the internal x-f registers until another valid or reset is asserted.