

ECE 440 - Project #10

Collin Heist

14th April 2020

Contents

1	Design	1
1.1	Factorial	1
2	Tribulations	2
3	Simulations	3
4	Source Code	4

Figures

1.1	Factorial Finite State Machine	1
3.1	Full waveform for the post-synthesis timing simulation, showing $4! = 24$.	3
3.2	Full waveform for the post-synthesis timing simulation, showing $9! = 362,880$	3
3.3	Full waveform for the post-synthesis timing simulation, showing $12! = 479,001,600$	3

Listings

4.1	Factorial Module	4
4.2	Factorial Testbench	5

1 Design

I based my factorial (without addition) module on the algorithm we designed on the exam / was shown in class. I started with a three-state FSM, having a reset, compute, and done state. However, I found that by using a Mealy FSM and only asserting the **done** signal as a single-clock pulse (not staying high until a new **start** or **reset**) I was able to remove the done state altogether. The FSM for this module is shown below, in **Figure 1.1**.




Figure 1.1: Factorial Finite State Machine

Fairly straightforward (as is the algorithm its based on) the FSM only leaves the **compute** state when the module is done computing the result, at which point **done** is asserted. The two loops on the **compute** state are the two looping operations of the algorithm – either the inner or outer ones. The control signals for this FSM are **done_computing**, **do_sub_addition**, and **is_valid_x**.

These are fairly self-explanatory, but **is_valid_x** just prevents the module from attempting to compute a number with no definable factorial (through this algorithm, i.e. $x \leq 0$), or wasting clock cycles on $x = 1$. If a **start** is initiated but an invalid x is entered, then the **x_factorial** result is automatically assigned to 1 - saving any *computation*. The **do_sub_addition** control signal is used to control the 2nd of the *nested* loops in the computation state. For all values of $j < 1$, no more iterations of the loop are required. In a similar vein, **done_computing** is detected when the number of remaining loops (n) is equal to 1 – meaning all operations are done and **done** can be asserted.

2 Tribulations

With the removal of the SDK portion of this project, I did not struggle with anything in the remaining project. When the SDK part *was* a requirement, I struggled quite a bit with making the clock and reset signals external as a part of the bitstream generation, but otherwise had no hiccups.

3 Simulations

I tested various values of x while designing the module, but for simulations I created a testbench (shown in **Listing 4.2**) to just test $x = 4, 9$, and 12 . The results are shown below:




Figure 3.1: Full waveform for the post-synthesis timing simulation, showing $4! = 24$.



Figure 3.2: Full waveform for the post-synthesis timing simulation, showing $9! = 362,880$.



Figure 3.3: Full waveform for the post-synthesis timing simulation, showing $12! = 479,001,600$.

Although the larger factorials (specifically $x = 12$) take fairly long to compute, the end result of **x_factorial** is correct in all the tested cases (as can be seen on the left bar of the final two images).

4 Source Code

Listing 4.1: Factorial Module

```
1 'timescale 1ns / 1ps
2
3 module factorial(clock, reset, start_async, x, x_factorial,
4     done);
5     input logic clock, reset, start_async;
6     input logic [31:0] x;
7     output logic [31:0] x_factorial;
8     output logic done;
9
10    // Pulse-Synchronize the start signal
11    logic start;
12    logic [2:0] start_sync_FFs;
13    always_ff @(posedge clock) begin : start_sync
14        if (reset)
15            start_sync_FFs <= 0;
16        else
17            start_sync_FFs <= {start_sync_FFs[1:0], start_async};
18    end : start_sync
19    assign start = start_sync_FFs[2] ^ start_sync_FFs[1];
20
21    // Internal signals
22    logic done_computing, is_valid_x, do_sub_addition;
23    logic [31:0] x_in, temp_x_factorial, n, j;
24    assign is_valid_x = (x > 1);
25    assign do_sub_addition = (j > 1);
26    assign done_computing = (n == 1);
27
28    // FSM Implementation
29    typedef enum logic {reset_state, compute} statetype;
30    statetype state;
31
32    always_ff @(posedge clock) begin : fsm_advancement
33        if (reset) begin
34            state <= reset_state;
35            x_factorial <= 0;
36            temp_x_factorial <= 0;
37            n <= 0;
38            j <= 0;
39        end
40        else begin
41            x_in <= start ? x : x_in;
42            case (state)
```

```

42         reset_state: begin
43             state <= (start & is_valid_x) ? compute :
                reset_state;
44             x_factorial <= start ? (is_valid_x ? x : 1)
                : 0;
45             n <= (start & is_valid_x) ? x : 0;
46         end
47     compute: begin
48         state <= done_computing ? reset_state :
            compute;
49         if (~done_computing & do_sub_addition)
            begin // Do inner loop
50             j <= j - 1;
51             x_factorial <= x_factorial +
                temp_x_factorial;
52         end
53         else if (~done_computing) begin // Do outer
            loop
54             n <= n - 1;
55             temp_x_factorial <= x_factorial;
56             j <= n - 1;
57         end
58     end
59 endcase
60 end
61 end : fsm_advancement
62
63 // FSM Output
64 assign done = (state == compute & done_computing & ~reset)
    | (state == reset_state & start & ~reset & ~is_valid_x);
65
66 endmodule : factorial

```

Listing 4.2: Factorial Testbench

```

1  'timescale 1ns / 1ps
2
3  module factorial_testbench();
4
5  // Global Parameters
6  parameter CLOCK_PERIOD = 100;
7  parameter HOLD_TIME = CLOCK_PERIOD * 0.3;
8  parameter MAX_SIMULATION_TIME = 200 * CLOCK_PERIOD;
9
10 // Internal logic signals
11 logic clock, reset, start_async, done;
12 logic [31:0] x, x_factorial;

```

```

13
14 // Instantiate the DUT
15 factorial dut(.*);
16
17 // Generate the clock and max-simulation timeout
18 initial #(MAX_SIMULATION_TIME) $finish;
19 initial begin clock <= 0; forever #(CLOCK_PERIOD / 2) clock
    = ~clock; end
20
21 initial begin : simulation
22     reset = 1; start_async = 0; x = 2; #CLOCK_PERIOD;
23     @(posedge clock); #HOLD_TIME;
24
25     reset = 0; repeat(2) #CLOCK_PERIOD;
26
27     start_async = 1; x = 4; #CLOCK_PERIOD; start_async = 0;
28     //repeat(3) #CLOCK_PERIOD;
29     while (~done) #CLOCK_PERIOD;
30     $display(start_async, x, x_factorial);
31
32     start_async = 1; x = 9; #CLOCK_PERIOD; start_async = 0;
33     //repeat(3) #CLOCK_PERIOD;
34     while (~done) #CLOCK_PERIOD;
35     $display(start_async, x, x_factorial);
36
37     start_async = 1; x = 12; #CLOCK_PERIOD; start_async =
        0;
38     //repeat(3) #CLOCK_PERIOD;
39     while (~done) #CLOCK_PERIOD;
40     $display(start_async, x, x_factorial);
41
42     repeat(3) #CLOCK_PERIOD; $finish;
43 end : simulation
44
45 endmodule

```