ECE 440 - Project #5

Collin Heist

28th February 2020

Contents

1	Des	$_{ m ign}$
	1.1	Top-Level Module
	1.2	GCD Calculator
	1.3	SPI Module
2	Trib	oulations 3
	2.1	Problems
	2.2	Tested Cases
3	Sim	ulations 4
	3.1	Behavioral Simulation
	3.2	Post-Synthesis Timing Simulation
	3.3	Post-Implementation Timing Simulation
4	Sou	rce Code
\mathbf{F}	igu	res
	1.1	Top-Level Finite State Machine
	1.2	GCD Calculation Finite State Machine
	1.3	SPI Communication Finite State Machine
	3.1	SPI Signals in Behavioral Simulation
	3.2	Memory Reader, Block Memory, and GCD Calculator Signals in Behavioral Simulation
	3.3	Post-Synthesis Timing Simulation with 6 transmissions
	3.4	Post-Implementation Timing Simulation
т	iati	
ш	isti	ngs
	4.1	Memory Reader Module
	4.2	SPI Protocol Module
	4.3	SPI Protocol Module
	4.4	GCD Calculator Module
	4.5	Hardware Wrapper

1 Design

1.1 Top-Level Module

To start the design process, I created my top-level *memory reading* module. This module interacts with all pieces of the design (except the debounce circuitry); including the block memory, GCD calculator, and the SPI module. The FSM I ended up implementing was the following:




Figure 1.1: Top-Level Finite State Machine

The most important part of this sequence of operations is that the load_x and load_y signals are asserted one clock cycle after their respective states. This is required because the block memory unit has a one clock cycle delay on all reading and writing operations. Beyond that, the two most important states are the Await GCD and Send GCD states. At each of these, the FSM waits indefinitely until the respective *done* signals are asserted. When these are asserted is defined by the FSM's shown in Figure 1.2 and Figure 1.3.

The read, calculate, and send sequence is repeated for each pair of X and Y data read from the memory until the last read from the memory unit is evaluated to be zero. At

this point the FSM terminates and this top-level *done* signal (called **finished**) is asserted. The code for this module is shown in **Listing 4.1**.

1.2 GCD Calculator

I decided to approach my GCD interaction and calculation much like the GCD wrapper from **Project** #3. Rather than *bloating* the state machine of my top-level module, I decided to create a GCD Calculator module (code shown in **Listing 4.2**) which takes both X and Y as parallel inputs, and when **compute** is asserted, will sequence the GCD core module. This module's FSM is shown below.




Figure 1.2: GCD Calculation Finite State Machine

This is nearly identical to the previous project's sequencing, so not a lot of design thought had to go into this. This module blocks until the GCD Core asserts the done signal, at which point the **gcd_result** signal is routed into the previously shown top-level module's **data** register. In order to reuse the GCD Core over and over, at the transition between the **Reset** state and the **Send Load** state the Core is reset – however, this is unnecessary.

1.3 SPI Module

The majority of my design process was spent on creating the SPI module. As per my top-level module, I wanted the SPI FSM to be triggered be the internal signal **start**, and will communicate back to the reading module with the assertion of **done**.

By the end of my design, the most difficult component to implement was the SPI clock generation; which I ended up separating from my control FSM completely. I discuss my problems further in **Section 2**.




Figure 1.3: SPI Communication Finite State Machine

Despite being a very messy finite state machine, this is not as complicated as it might seem. Each state (excluding **Reset**) has at least one looping condition that accounts for the variable clock-slowing of the SPI bus. This is labeled as **end_of_count**, and simply increments the counter for each clock cycle where **end_of_count** is not true. This functionally means that for each clock cycle that the counter is less than one-less than the desired clock delay (passed in as a parameter **clock_scale**), nothing will change on the SPI bus – slowing down the communication.

At each instance of the counter reaching the entered number, the counter is reset, the address variable being used to keep track of *where* in the 8-bit data line we are currently sending out over MISO is decremented, and then this is repeated. Once all 8 bits have been sent, the **wait** state is entered, and this state waits until start or the control signal **last_message** is asserted. This is done to keep the slave select line *low* so long as there is more data to send.

2 Tribulations

2.1 Problems

In hindsight, I should have tested each component individually. However, I ended up creating one large testbench that tested the entire integrated module. Luckily, my memory reader module and my GCD calculation module both worked as expected. The only change required between these two modules was that I did not initially account for the

one-clock delay of the results from the block memory unit – resulting in me attempting to load X and Y one cycle earlier than they were available. This was easily rectified by shifting the $load_x$ and $load_y$ back one state.

By far my biggest problems came from the SPI module. I began by creating the slowed clock using a counter, however I then had a much simplified FSM that was triggered by my created clock. Whether this was problematic in itself, or I simply had other fundamental errors, but I was finding that all my simulations worked as expected, except when implementing I would receive various timing errors that I could not resolve. After attempting to debug this for [what felt like] hours I ended up redoing my design completely – deciding instead to have everything triggered by the global clock, and have the counter being utilized as a control signal.

Clock implementation ended up being much easier in this new method, but took some trial and error. I ended up implementing it as:

```
Listing 2.1: SPI Clock Generation

assign spi_clock = ~((counter > clock_scale / 2 - 1) |
slave_select) & (state == send_bit);
```

This is a combinational assignment that sets the SPI clock high for the first half of the count (done so that the falling edge falls in the middle of the data output as opposed to the end), is only pulsing if **slave_select** is down (we do not want the clock active while not *selecting* a device), and only during the **send_bit** state so that the clock isn't active for the required padded time at the start and end of each transmission.

The last thing I struggled with was generating the correct SPI clock frequency. I didn't realize the simulation's timescale was not representative of the board's actual frequency – leading t me incorrectly configuring the SPI clock counter. Luckily, I choose to create the SPI module as a parameterized module so I had to simply change the parameter being used for the counter to 626.

2.2 Tested Cases

To validate my design, I tested different amounts of data within my block memory, between 1 and 7 pairs of data to verify the data-end verification worked as expected. I also looked at the output of my SPI communication in both the Protocol and the Logic window of Waveforms, in the cases where I spammed, held and then released, and just pressed and released the reset button. In each instance, my design behaved as expected.

3 Simulations

3.1 Behavioral Simulation

To get more clear simulations, my behavioral simulations were done with only a $\frac{1}{2}$ scaled SPI clock. All internal signals are shown in the two figures below, where I've zoomed in on just a single GCD transmission.




Figure 3.1: SPI Signals in Behavioral Simulation.




Figure 3.2: Memory Reader, Block Memory, and GCD Calculator Signals in Behavioral Simulation.

3.2 Post-Synthesis Timing Simulation

6

At the same clock scaling, the Post-Synthesis timing simulation shows all 6 GCD transmissions (for a preloaded block memory with 12 values).




Figure 3.3: Post-Synthesis Timing Simulation with 6 transmissions.

3.3 Post-Implementation Timing Simulation

The post-implementation timing simulation was done with the correct (200kHz) SPI clock. One thing to note is that the simulation appears to have *blips* (on almost all signals) at transitions; however when zoomed in upon, these are not actually present.




Figure 3.4: Post-Implementation Timing Simulation.

4 Source Code

```
Listing 4.1: Memory Reader Module
  'timescale 1ns / 1ps
  module memory_reader(clock, reset, finished, mosi,
     slave_select, spi_clock);
    input logic clock, reset;
    output logic finished, mosi, slave_select, spi_clock;
  // Instantiate the block memory unit
  logic enable, write_enable;
  logic [7:0] memory_in, memory_out;
 logic [4:0] address;
  assign memory_in = 0; // No writing to the memory
     required
  assign write_enable = 0; // Never writing to block memory
  blk_mem_gen_0 block_memory(
    .clka(clock),
    .ena(enable),
    .wea(write_enable),
    . addra (address),
17
    . dina (memory_in),
    . douta (memory_out)
19
  );
20
21
  // Instantiate the GCD Calculation unit
  logic compute, gcd_ready;
  logic [7:0] data_x, data_y, gcd_result;
  gcd_calculator gcd_calculator_instance(.*);
26
  // Instantiate the SPI Communications unit
  logic start, done, last_message;
  logic [7:0] data;
  assign last_message = finished;
  spi #(626, 10) spi_instance(.*);
                                     // 626x slower, this
     requires 10-bits to count
  // Internal signals
  logic latest_is_zero , load_x , load_y;
  assign latest_is_zero = (memory_out == 0);
36
  // FSM States
37
  typedef enum logic [3:0] {reset_state, read_x, read_y,
     await_gcd, send_gcd} statetype;
  statetype state;
```

```
40
  // Button release-checking
41
  logic button_prev;
  always_ff @(posedge clock)
       button_prev <= reset;
44
45
  // FSM Advancement Implementation
46
   always_ff @(posedge clock) begin : fsm_advancement
47
     if (reset) begin
48
       state <= reset_state;
49
       address \le 0;
       end
     else begin
       case (state)
         reset_state: begin
           state <= ((button_prev & ~reset) ? read_x :
              reset_state); // Advanced states on button
              releases
           address <= ((button_prev & reset) ? address + 1 :
56
              address);
           end
         read_x:
58
           unique case (latest_is_zero)
             1'b1: begin state <= reset_state; address <= 0;
60
                     \operatorname{end}
             1'b0: begin state <= read_y; address <= address +
61
                  1;
                      end
           endcase
62
         read_y:
                    state <= await_gcd;
63
                      state <= (gcd_ready ? send_gcd :
         await_gcd:
            await_gcd);
         send_gcd:
           unique casez ({done, latest_is_zero})
66
             2'b0?: begin state <= send_gcd;
             2'b10: begin state <= read_x; address <= address
                + 1; end
             2'b11: begin state <= reset_state;
                                                               end
           endcase
       endcase
       end
72
  end: fsm_advancement
74
  // FSM Outputs
75
  always_comb begin : fsm_outputs
     enable = 0; load_x = 0; load_y = 0; compute = 0; start = 0
77
        0; finished = 0; data = 0;
     if (~reset) begin
78
```

```
case (state)
79
          reset_state:
80
            enable = (button_prev ? 1 : 0);
81
          read_x:
            unique case (latest_is_zero)
83
              1'b0: begin enable = 1; load_x = 1; end
84
              1'b1: begin finished = 1;
85
            endcase
86
          read_y:
87
            load_y = 1;
          await_gcd:
            unique case (gcd_ready)
90
              1'b0: \mathbf{begin} \ \mathbf{compute} = 1;
                                                     end
91
              1'b1: begin start = 1; data = gcd_result; end
92
            endcase
93
          send_gcd:
94
            unique casez ({done, latest_is_zero})
              2'b0?: data = gcd_result;
              2'b10: enable = 1;
97
              2'b11: finished = 1;
98
            endcase
99
        endcase
     end
   end : fsm_outputs
102
   // Syncronous loading of the data-x, and data-y register
104
   always_ff @(posedge clock) begin
     if (reset) begin
106
        data_x \le 0;
        data_y \ll 0;
108
       end
     else begin
        if (load_x)
                       data_x <= memory_out;
111
        if (load_y)
                       data_y <= memory_out;
       end
   end
114
   endmodule : memory_reader
```

```
Listing 4.2: GCD Calculator Module

'timescale 1ns / 1ps

// This module begins stimulating the gcd_core module when compute

// is asserted, and sends the value of data_x and data_y to the
```

```
_{5} // module. Then, gcd\_ready and the proper gcd\_result are
      asserted.
6 module gcd_calculator(clock, reset, compute, data_x, data_y
      , gcd_ready , gcd_result);
    input logic clock, reset, compute;
     input logic [7:0] data_x, data_y;
    output logic gcd_ready;
    output logic [7:0] gcd_result;
  // Instantiate the GCD Core Module
  logic reset_fsm, load, done;
  logic [7:0] data;
  gcd_core_instance(
     . clock (clock),
     .reset (reset_fsm),
     . load (load),
18
     . data (data),
     .gcd_result(gcd_result),
     . done (done)
21
  );
22
23
  // FSM Implementation
  typedef enum logic [3:0] {reset_state, send_load, send_x,
     send_y, wait_state } statetype;
  statetype state;
27
   always_ff @(posedge clock) begin : fsm_advancement
28
     if (reset) begin
       state <= reset_state;
30
       end
     else begin
       case (state)
                        state <= (compute ? send_load :
         reset_state:
34
            reset_state);
         send_load:
                        state \le send_x;
         send_x:
                      state \le send_y;
36
         send_v:
                      state <= wait_state;
37
                        state <= (done ? reset_state :
         wait_state:
            wait_state);
       endcase
39
       end
40
  end: fsm_advancement
41
42
  // FSM Output Implementation
43
  always_comb begin : fsm_output_comb
    load = 0; data = 0; gcd_ready = 0; reset_fsm = 0;
    if (~reset) begin
```

```
case (state)
47
          reset_state:
                         reset_fsm = 1;
48
                         load = 1;
         send_load:
         send_x:
                       data = data_x;
         send_y:
                       data = data_y;
                         gcd_ready = (done = 1 ? 1 : 0);
          wait_state:
       endcase
       end
  end : fsm_output_comb
56
  end module \ : \ \verb|gcd_calculator|
```

```
Listing 4.3: SPI Protocol Module
  'timescale 1ns / 1ps
2
  module spi
    \#(parameter clock\_scale = 4, counter\_bits = 3)
     (clock, start, reset, data, last_message, slave_select,
       spi_clock, mosi, done);
6
    input logic clock, start, reset, last_message;
    input logic [7:0] data;
    output logic slave_select, spi_clock, mosi, done;
  // Internal Signals needed for the clock scaling (slowing)
  // Clock should be on only when sending bits, if slave
      select is low, and in the last half of the count
  logic [counter_bits -1:0] counter;
  assign spi_clock = ~((counter > clock_scale / 2) |
     slave_select) & (state = send_bit);
  // SPI Addressing
16
  logic [3:0] address;
  logic end_of_message;
  assign end_of_message = (address == 0);
20
  // Whether the clock-slowing is done or not
  logic end_of_count;
  assign end_of_count = (counter == (clock_scale - 1));
23
  // FSM States
25
  typedef enum logic [1:0] {reset_state, lower_ss, send_bit,
     wait_state } statetype;
  statetype state;
27
  // FSM Advancement
```

```
always_ff @(posedge clock) begin : fsm
     if (reset) begin
       state <= reset_state;
       counter \leq 0;
       address \ll 7;
34
       end
     else begin
36
       case (state)
         reset_state:
38
           state <= (start ? lower_ss : reset_state);
         lower_ss:
           unique case (end_of_count)
41
             1'b0: begin state <= lower_ss; counter <= counter
                 + 1; end
             1'b1: begin state <= send_bit; counter <= 0;
43
                   end
           endcase
44
         send_bit:
           unique casez ({end_of_count, end_of_message})
46
             2'b0?: begin state <= send_bit; counter <=
47
                counter + 1:
             2'b10: begin state <= send_bit; counter <= 0;
48
                address \le address - 1; end
             2'b11: begin state <= wait_state; counter <= 0;
49
                             end
           endcase
50
         wait_state:
           unique casez ({end_of_count, last_message, start})
             3'b0??: begin state <= wait_state; counter <=
                counter + 1;
                                 end
             3'b100: begin state <= wait_state;
                  end
             3'b101: begin state <= lower_ss; counter <= 0;
                address \ll 7; end
             3'b11?: begin state <= reset_state; counter <= 0;
56
                 address \ll 7; end
           endcase
57
       endcase
       end
  end : fsm
60
  // FSM Outputs
  always_comb begin : fsm_outputs
     slave\_select = 1; mosi = 0; done = 0;
     if (~reset) begin
       case (state)
66
         reset_state:
67
```

```
slave\_select = (start ? 0 : 1);
68
         lower_ss: begin
           slave\_select = 0;
70
           if (end_of_count)
             mosi = data[address];
           end
         send_bit: begin
74
           mosi = data[address];
           slave\_select = 0;
76
           end
         wait_state:
           unique casez ({end_of_count, last_message, start})
79
              3'b0??: begin slave_select = 0;
                                                       end
80
             3'b100: begin slave_select = 0; done = 1; end
81
             3'b101: begin slave\_select = 0;
82
             3'b11?: begin slave_select = 1; done = 1; end
83
           endcase
       endcase
       end
86
  end : fsm_outputs
87
88
  endmodule : spi
```

```
Listing 4.4: Hardware Wrapper

'timescale 1ns / 1ps

module hardware_wrapper(clock, reset_button, slave_select, spi_clock, mosi);

input logic clock, reset_button;
output logic slave_select, spi_clock, mosi;

// Intantiate the debounce module
logic reset_debounce;
debounce debounce_instance(.*);

// Instantiate the memory_reader module
logic reset, miso, finished;
assign reset = reset_debounce;
memory_reader memory_reader_instance(.*);

endmodule: hardware_wrapper
```