

ECE 341 - Lab #2

Collin Heist

February 1, 2019

Contents

1	Introduction	1
2	Implementation	1
3	Testing and Validation	2
4	Questions	2
5	Conclusion	2
6	Attachments	4

Listings

1	Project Header File (lab2.h)	1
---	--	---

1 Introduction

The goal of this lab is to practice the methodology of timing processes while using a Micro-controller. For this lab, we'll be using two different methods for time delay. We'll be using a software only method, and a hardware assisted method.

The only new peripheral we'll be using for this lab is the on-board core timer. This is a system timer that increments every two ticks of the system clock. Using the known frequency of the processor, we can figure out how much time has passed by referencing this core timer.

2 Implementation

I began using a value of 5,000 for **COUNTS_PER_MS**, and obtained a delay of 565 μ s. Using these two values, I derived that each *count* corresponds to .113 μ s of delay. This led me to test a value of 8,850 which resulted in a delay of 995 μ s. After some more incremental adjustment, I ended with a value of 8,890 and 1.0000 ms of delay.

The code was already provided at the beginning of the lab. The only thing I added was a header file for the main project file **lab2.h**. The entirety of that code is shown in Listing 1:

Listing 1: Project Header File (lab2.h)

```
#ifndef __LAB2_H__
#define __LAB2_H__

#define COUNTS_PER_MS 8890
#endif

void system_init(void);
void sw_msDelay (unsigned int mS);
void hw_msDelay(unsigned int mS);
```

As shown above, the amount of additional code necessary for this lab was quite small. I added the function prototypes, and included safeguards to prevent multiple-inclusion errors. Other than that, I also defined the **COUNTS_PER_MS** macro inside the header file, to avoid any *magic numbers* in my code.

3 Testing and Validation

The below table shows how both the software-only and hardware-assisted delays performed over different desired delay times. Clearly, for a longer delay time any discrepancies in the delay calculations become amplified to an extreme amount, so the longer delays ($>100\text{ms}$) really showcase how precise the delay functions are.

Desired Delay	Measured (Software)	Measured (Hardware)
1 ms	0.9922 ms	1.000 ms
10 ms	10.044 ms	10.000 ms
100 ms	100.276 ms	100.000 ms
1000 ms	1000.960 ms	999.000 ms

Table 1: Desired vs. measured delay of both delay functions

Based on these results, it is quite clear that the primary source of error lies in the software-only delay function, and almost certainly with my choice of the delay counting variable. Based off the nature of the micro-controller, it is very unlikely that any integer value would give a perfect one millisecond delay, and clearly my choice was off by a small amount. Despite this, the value I chose was close enough that over 1000ms the error was still less than 1 millisecond in total (below .1% error). Even though I did not record any error for the hardware-assisted delaying function, it's likely that's not exact as well. Over an even longer amount of time, I'd make a presumption that errors would arise. My suspicion is that this would be a result of the imprecision of the on-board clock.

4 Questions

There are no questions provided for this lab.

5 Conclusion

When it comes to timing, the Micro-controller is quite limited. Being disconnected from the Internet (at least for now) makes reliably timing a task quite a bit more difficult than I would have foreseen. We're quite limited in many aspects with timing.

In some instances, a software-only delay would be a sufficient enough tool. An instance of this would be tasks where the speed of the processor is

precisely known beforehand, such that a 'counter' can be consistent enough to use for timing mechanisms. In this instance, software-only timing is easier to implement than its hardware-assisted counterpart. In contrast, a situation where the exact processor speed is *not* known allows for the use of such hardware-assisted delays. This type of timer is practically guaranteed to be accurate (depending on the quality of the on-board clock for the micro-controller).

The benefits of these delays are that they both work. Perhaps they require a bit of fiddling or characterization of the processor, but it makes accurate time measurement and delays very possible with limited resources. A **huge** downside of these delays is that they're *blocking* functions, meaning that no code can be performed in parallel to these while the delay is being performed. This means that any additional tasks that the processor needs to perform are required to wait until the delay is over.

The limitations of these delays depends on the resources that they utilize. For example, the software-only implementation currently uses an unsigned integer as a parameter to determine how many milliseconds to wait. Without refactoring the code to utilize floating point numbers, the *smallest* time that can be delayed is one millisecond. And the *largest* time is 4,294,967,295 milliseconds (the largest number that is representable using a 32-bit unsigned int), or approximately 7.101 weeks.

For the hardware assisted delay, since this function *also* utilizes an unsigned integer as it's parameter to determine how long to wait, the function has to wait at least one millisecond. But the maximum wait time for this function is quite a bit smaller due to the calculation of unsigned int tWait. This variable can be a maximum of 4,294,967,295, yet due to the value of CORE_MS_TICK_RATE, the largest possible mS (i.e. delay) that can achieve this is calculated with

$$2^{32} - 1 = CORE_MS_TICK_RATE * max_delay$$

If a value of 80 MHz is used, then divided by 2000 to calculate CORE_MS_TICK_RATE, then the maximum delay is thus 107,374 milliseconds (about 1.79 minutes).

As mentioned before, by refactoring these delay functions to accept a floating point number as a parameter, rather than just unsigned integers, the range of the delay could be vastly increased. If the maximum delay period was the only concern.. for the hardware-assisted function (it might seem counter-intuitive), a *slower* processor could achieve a longer maximum delay.

6 Attachments




Figure 1: The 1 ms hardware-assisted delay




Figure 2: The 10 ms hardware-assisted delay




Figure 3: The 100 ms hardware-assisted delay




Figure 4: The 1000 ms hardware-assisted delay




Figure 5: The 1 ms software-only delay




Figure 6: The 10 ms software-only delay




Figure 7: The 100 ms software-only delay




Figure 8: The 1000 ms software-only delay