

ECE 440 - Project #8

Collin Heist

29th March 2020

Contents

1	Design	1
1.1	Codon Reader	1
1.2	Codon Counter	2
1.3	Hardware Wrapper	3
2	Tribulations	4
3	Simulations	5
4	Source Code	7

Figures

1.1	Codon Reading Finite State Machine	1
1.2	Codon Counter Finite State Machine	2
3.1	Codon Reader Behavioral Simulation.	5
3.2	All codon counts asserted on the LEDs.	6

Listings

4.1	Codon Reader Module	7
4.2	Codon Counter Module	9
4.3	Hardware Wrapper	13
4.4	Simulation Testbench	14

1 Design

1.1 Codon Reader

I chose to implement this project with two relatively complicated modules (although in hindsight, I should have partitioned my project more). The first one being the codon-reading module, that is responsible for reading the codon memory and storing the parsed codons for later operations. The FSM I designed for this module is shown in **Figure 1.1**.




Figure 1.1: Codon Reading Finite State Machine

As evident by the FSM, this is a fairly straightforward module. The codon memory is instantiated, and then each sequential memory location is read, filling in a 3D array (called **codons**) as it goes. Whenever an **0xF** is detected—that value is skipped, **codon_num** is incremented (signifying which codon we are *filling*) and the process repeats. This is repeated until two sequential **0xF**'s are detected, at which point the **done** state is entered, and the process switches to entirely combinational logic.

The combinational logic in this module is fairly substantial, handling all of the codon-subindex output, and *end of codon* detection. This module takes in a 3-bit signal called **codon_index** which signifies which 4-bit nibble of all codons to look at (for example, nibble 1 of codon **0x16A2** would be **0x6**). Nibbles of all codons (1-5) are output at all times through signals **codonX**. The most important part (with regards to counting codons used in the next module) is the end of codon detection. To aid in this, the codon memory is created with one extra nibble per codon (so they are all technically 6 nibbles long), and the entire memory is initialized with 1's. Then, a 5-bit (one bit for each codon) output **end_of_codon** looks at the *next* nibble of all codons (so **codon_index**+1) to see if that contains **0xF**, signifying the current nibble is the last one in memory.

1.2 Codon Counter

The second module created for this project is the codon counter. This is fairly substantial, and should have probably been done in two or more separate modules. This module waits for the reader module to finish reading (signified by **done_reader** going high), and then it starts going through the gene memory, counting instances of each codon. The FSM for this is shown below in **Figure 1.2**.




Figure 1.2: Codon Counter Finite State Machine

When reset is no longer asserted, the values used in this module are reset. The notable one here is that **previous_matches** is reset to **0b11111** as opposed to zeros. This is done so that during the detection of full codons, single-nibble codons are detected (I'll go into more detail later). I could technically remove the **Wait** state by and-ing **reset** and **done_reader** to start the FSM. However, as soon as the codon reading is finished, the gene memory is read. Not shown in the FSM (at least on the **Read DNA** state) is the relevance of **await_new_read**. This is a signal used to account for the one clock delay in all reads, and is toggled during every clock cycle while in the **Read DNA** and **One F** states.

The internal control signals being used for most of this logic are the **is_F**, **matches_any**,

concurrent_matches (labeled concurrent), **ending_match**, and **detected_codons**. Their assignments are shown in **Listing 1.1**.

Listing 1.1: Internal Logic Signal Assignment

```

1 always_comb begin : codon_match_detection
2     current_matches[0] = ((memory_out == codon1) && (codon1
3         != 4'hF));
4     current_matches[1] = ((memory_out == codon2) && (codon2
5         != 4'hF));
6     current_matches[2] = ((memory_out == codon3) && (codon3
7         != 4'hF));
8     current_matches[3] = ((memory_out == codon4) && (codon4
9         != 4'hF));
10    current_matches[4] = ((memory_out == codon5) && (codon5
11        != 4'hF));
12
13    ending_match = | (current_matches & end_of_codon);
14    concurrent_matches = | (current_matches &
15        previous_matches);
16    matches_any = | current_matches;
17    detected_codons = (current_matches & previous_matches &
18        end_of_codon);
19 end : codon_match_detection

```

Although the **Read DNA** state looks complicated, it really only handles five conditions. These five conditions, and the action taken, are as follows:

- The current gene nibble is **0xF** – move to the **One F** state.
- No matches on the current gene to any of the codons, shown by $\overline{\text{matches_any}}$ – increment the address only if we were looking at the start nibble of all codons, otherwise return to the start codon index.
- There was a match, but not a concurrent one – don't increment the address, restart on the first nibble of all codons.
- There is a concurrent match, but not an end-of-codon one – store the current matches, go to the next codon index and address.
- There's an ending, concurrent match on codon[N] (1-5) – increment that codon's count, reset the codon index and previous match values, and finally go to the next address.

1.3 Hardware Wrapper

The final *module* I wrote was the hardware wrapper – it takes the clock, reset, switches, and LED inputs and takes care of the output LED assignment. There is nothing of note here, however I was unable to implement the **.xdc** file portion of this project because I couldn't access the lab and was unable to run *Vivado* on my computer.

2 Tribulations

I initially planned on having all bits of all codons as inputs to the codon counting module, but I realized after beginning that design process that this would require at least 100-bits of input to the module *just for the codons*, at that seemed quite *messy*. Although this is not a direct problem, it did require a redesign, and I ended up implementing the nibble-indexing (with **codon_index**) instead.

I initially did not account for the one clock cycle delay on reading from the gene memory, and the first instance of **0xF** would terminate the counting. Because it would be **0xF** on the first cycle, and had not yet updated by the time it was evaluated for the **One F** state. I fixed this by adding the **await_new_read** signal.

3 Simulations

I was also unable to perform any simulations with the synthesized design (however I did verify it synthesized without error) – but the behavioral simulation went as expected, and the last few cycles of the codon reader are shown below in **Figure 3.1**.




Figure 3.1: Codon Reader Behavioral Simulation.

This simulation was performed on the example codon and gene memory instance, and viewing **Codons** shows how the loading sequence works. All stored codons start off as **0xFFFFF**, and are loaded sequentially (shown in reverse order in the simulation, for some reason). After two sequential instances of **0xF**, the done signal is asserted. I also have an image of the final count outputs, shown in **Figure 3.2**.




Figure 3.2: All codon counts asserted on the LEDs.

When the switches are 0, **LED0** goes high as soon as the counting is done, and then the sequence of switches cycles through the counts of each codon.

4 Source Code

Listing 4.1: Codon Reader Module

```
1 'timescale 1ns / 1ps
2
3 module codon_reader(clock, reset, codon_index, done_reader,
4     codon1, codon2, codon3, codon4, codon5, end_of_codon);
5     input logic clock, reset;
6     input logic [2:0] codon_index;
7     output logic done_reader;
8     output logic [3:0] codon1, codon2, codon3, codon4, codon5
9         ;
10    output logic [4:0] end_of_codon;
11
12    // Instantiate the codon memory unit
13    logic enable, write_enable, is_F;
14    logic [3:0] memory_in, memory_out;
15    logic [4:0] address; // 32 addressable locations
16    assign enable = 1; // Always reading
17    assign write_enable = 0; // Never writing
18    assign memory_in = 0; // Never writing
19    assign is_F = (memory_out == 4'hF); // Flag for if an 0xF
20        has been detected
21
22    codon_memory codon_memory_instance (
23        .clka(clock),
24        .ena(enable),
25        .wea(write_enable),
26        .addra(address),
27        .dina(memory_in),
28        .douta(memory_out)
29    );
30
31    // Codon Register – End-of-codon detection – Codon Sub
32    Addressing
33    logic [3:0] codons[4:0][5:0]; // 4-bit wide units, [
34        codon_num][codon_sub_addr]
35    logic [2:0] codon_num;
36    assign codon1 = codons[0][codon_index];
37    assign codon2 = codons[1][codon_index];
38    assign codon3 = codons[2][codon_index];
39    assign codon4 = codons[3][codon_index];
40    assign codon5 = codons[4][codon_index];
41    assign end_of_codon[0] = (codons[0][codon_index + 1] == 4'
42        hF); // Check if next codon value is 0xF
43    assign end_of_codon[1] = (codons[1][codon_index + 1] == 4'
44        hF);
```



```

37 assign end_of_codon[2] = (codons[2][codon_index + 1] == 4'
    hF);
38 assign end_of_codon[3] = (codons[3][codon_index + 1] == 4'
    hF);
39 assign end_of_codon[4] = (codons[4][codon_index + 1] == 4'
    hF);
40
41 logic [3:0] codon_sub_addr; // Which 4-bit nibble is being
    loaded
42 logic load_codon; // Whether or not to load the codon
    register
43
44 // FSM States
45 typedef enum logic [1:0] {reset_state, read_codon,
    check_next, codons_done} statetype;
46 statetype state;
47
48 // FSM Advancement
49 always_ff @(posedge clock) begin : fsm_advancement
50     if (reset) begin
51         state <= reset_state; // Go to reset state
52         address <= 0; // Reset address
53         codon_sub_addr <= 0; // Reset nibble number
54         codon_num <= 0; // Current codon number
55     end
56     else begin
57         case (state)
58             reset_state: begin
59                 state <= read_codon;
60                 address <= address + 1;
61             end
62             read_codon: begin
63                 address <= address + 1;
64                 unique case (is_F)
65                     1'b1: begin state <= check_next; codon_num <=
66                         codon_num + 1; codon_sub_addr <= 0; end
67                     1'b0: begin state <= read_codon; codon_sub_addr
68                         <= codon_sub_addr + 1; end
69                 endcase
70             end
71             check_next:
72                 unique case (is_F)
73                     1'b0: begin state <= read_codon; address <=
74                         address + 1; codon_sub_addr <= codon_sub_addr
75                         + 1; end
76                     1'b1: begin state <= codons_done;
77                         end

```

```

73         endcase
74         codons_done:
75             state <= codons_done;
76         endcase
77     end
78 end : fsm_advancement
79
80 // FSM Outputs
81 always_comb begin : fsm_outputs
82     load_codon = 0; done_reader = 0;
83     if (~reset) begin
84         case (state)
85             reset_state: load_codon = 1;
86             read_codon:  load_codon = ~is_F;
87             check_next:  load_codon = 1;
88             codons_done: done_reader = 1;
89         endcase
90     end
91 end : fsm_outputs
92
93 // Codon Loading
94 always_ff @(posedge clock) begin : codon_loader
95     if (reset)
96         codons <= '{default:4'b1111}; // Codons should default
97         to 0xF
98     else
99         if (load_codon) codons[codon_num][codon_sub_addr] =
100             memory_out;
101 end : codon_loader
102
103 endmodule : codon_reader

```

Listing 4.2: Codon Counter Module

```

1 'timescale 1ns / 1ps
2
3 module codon_counter(clock, reset, done_reader, count_index
4     , codon1, codon2, codon3, codon4, codon5, end_of_codon,
5     done_counter, codon_index, codon_count);
6     input logic clock, reset, done_reader;
7     input logic [2:0] count_index; // Which
8     // codon count to output [1->5]
9     input logic [3:0] codon1, codon2, codon3, codon4, codon5;
10    // Current nibble of codon 1 to 5
11    input logic [4:0] end_of_codon; // Encoding
12    // of which codon we're on the last nibble of
13    output logic done_counter; // Whether

```

```

    the counter module is done
9    output logic [2:0] codon_index;           // Which
        nibble to address of all the codons
10   output logic [3:0] codon_count;          // Count of
        the current codon selected by count_index
11
12   // Instantiate the genome memory unit
13   logic enable, write_enable, is_F;
14   logic [3:0] memory_in, memory_out;
15   logic [7:0] address;
16   assign enable = 1;           // Always reading
17   assign write_enable = 0;      // Never writing
18   assign memory_in = 0;        // Never writing
19   assign is_F = (memory_out == 4'hF); // Flag for if an 0xF
        has been detected
20   gene_memory gene_memory_instance (
21       .clka(clock),
22       .ena(enable),
23       .wea(write_enable),
24       .addra(address),
25       .dina(memory_in),
26       .douta(memory_out)
27   );
28
29   // All Codon counts register and output assignment
30   logic [4:0][3:0] counts;          // Access with counts[
        codon_number]
31   assign codon_count = counts[count_index]; // Assign the
        output count
32
33   // Codon Match-detection
34   logic [4:0] previous_matches, current_matches,
        detected_codons;
35   logic ending_match, concurrent_matches, matches_any;
36   always_comb begin : codon_match_detection
37       current_matches[0] = ((memory_out == codon1) && (codon1
        != 4'hF)); // Whether each codon matches the current
        output
38       current_matches[1] = ((memory_out == codon2) && (codon2
        != 4'hF));
39       current_matches[2] = ((memory_out == codon3) && (codon3
        != 4'hF));
40       current_matches[3] = ((memory_out == codon4) && (codon4
        != 4'hF));
41       current_matches[4] = ((memory_out == codon5) && (codon5
        != 4'hF));
42

```

```

43     ending_match = | (current_matches & end_of_codon);
        // T/F if a match occurred on the last of a codon
44     concurrent_matches = | (current_matches &
        previous_matches); // T/F if two same-place
        sequential matches occurred
45     matches_any = | current_matches; // T/F if
        any matches occurred
46     detected_codons = (current_matches & previous_matches &
        end_of_codon); // 5-Bit field that denotes a
        completed codon detection
47 end : codon_match_detection
48
49 // FSM States
50 typedef enum logic [2:0] {reset_state, wait_state, read_DNA
    , one_F, done_state} statetype;
51 statetype state;
52 logic await_new_read;
53
54 // FSM Advancement
55 always_ff @(posedge clock) begin : fsm_advancement
56     if (reset) begin
57         state <= reset_state; // Go to reset state
58         address <= 0; // Reset memory address
59         counts <= 0; // Reset array of all codon
            counts
60         previous_matches <= 5'b11111; // Previous matches are
            default high so immediate end-matches are okay (
            through AND)
61         codon_index <= 3'b000; // Reset codon nibble index
62         await_new_read <= 0; // Reset 'new read' flag
63     end
64     else begin
65         case (state)
66             reset_state:
67                 state <= wait_state;
68             wait_state:
69                 unique casez({is_F, done_reader})
70                     2'b?0: begin state <= wait_state; end
71                     2'b11: begin state <= one_F; address <= address +
                        1; end
72                     2'b01: begin state <= read_DNA; end
73                 endcase
74             read_DNA: begin
75                 await_new_read <= ~await_new_read; // Use this to
                    deal with the 1 clock delay on reads
76                 if (~await_new_read) begin
77                     address <= address + 1;

```

```

78      unique casez({is_F , matches_any ,
      concurrent_matches , ending_match ,
      detected_codons})
79      9'b1????????: begin state <= one_F; address <=
      address + 1; codon_index <= 3'b000;
      previous_matches <= 5'b11111;
      end // 0xF output from memory
80      9'b00????????: begin state <= read_DNA; address
      <= (codon_index == 3'b000 ? address + 1 :
      address); codon_index <= 3'b000;
      previous_matches <= 5'b11111; end // No
      matches whatsoever
81      9'b010????????: begin state <= read_DNA;
      codon_index <= 3'b000; previous_matches <=
      5'b11111; end
      // Was a match, but not concurrently
82      9'b0110?????: begin state <= read_DNA; address
      <= address + 1; codon_index <= codon_index +
      1; previous_matches <= current_matches;
      end // Concurrent match, but not an
      end-of-codon one
83      9'b01111?????: begin state <= read_DNA; address
      <= address + 1; codon_index <= 3'b000;
      previous_matches <= 5'b11111; counts[4] <=
      counts[4] + 1; end // End-of-codon match
      on codon5
84      9'b011101????: begin state <= read_DNA; address
      <= address + 1; codon_index <= 3'b000;
      previous_matches <= 5'b11111; counts[3] <=
      counts[3] + 1; end // End-of-codon match
      on codon4
85      9'b0111001??: begin state <= read_DNA; address
      <= address + 1; codon_index <= 3'b000;
      previous_matches <= 5'b11111; counts[2] <=
      counts[2] + 1; end // End-of-codon match
      on codon3
86      9'b01110001?: begin state <= read_DNA; address
      <= address + 1; codon_index <= 3'b000;
      previous_matches <= 5'b11111; counts[1] <=
      counts[1] + 1; end // End-of-codon match
      on codon2
87      9'b011100001: begin state <= read_DNA; address
      <= address + 1; codon_index <= 3'b000;
      previous_matches <= 5'b11111; counts[0] <=
      counts[0] + 1; end // End-of-codon match
      on codon1
88      endcase

```

```

89         end
90     end
91     one_F: begin
92         await_new_read <= 0;
93         unique casez({is_F , await_new_read})
94             2'b?1: state <= one_F;
95             2'b00: state <= read_DNA;
96             2'b10: state <= done_state;
97         endcase
98     end
99     done_state:
100         state <= done_state;
101     endcase
102 end
103 end : fsm_advancement
104
105 // FSM Outputs
106 assign done_counter = (state == done_state);
107
108 endmodule : codon_counter

```

Listing 4.3: Hardware Wrapper

```

1  'timescale 1ns / 1ps
2
3  module hardware_wrapper(clock , reset , switches , leds);
4      input logic clock , reset;
5      input logic [2:0] switches;
6      output logic [3:0] leds;
7
8      // Instantiate the Codon Reader
9      logic done_reader;
10     logic [2:0] codon_index;
11     logic [3:0] codon1, codon2, codon3, codon4, codon5;
12     logic [4:0] end_of_codon;
13     codon_reader codon_reader_instance(.*);
14
15     // Instantiate the Codon Counter
16     logic [2:0] count_index;
17     logic [3:0] codon_count;
18     logic done_counter;
19     codon_counter codon_counter_instance(.*);
20     always_comb begin : count_assignment
21         count_index = 0;
22         unique casez(switches) // Messy, but it works
23             3'b00?: count_index = 0;
24             3'b010: count_index = 1;

```

```

25     3'b011:    count_index = 2;
26     3'b100:    count_index = 3;
27     3'b101:    count_index = 4;
28     default:   count_index = 0;
29     endcase
30 end : count_assignment
31
32 always_comb begin : led_assignment
33     leds = 4'b0000;
34     if (done_counter) begin
35         if (switches == 3'b000)
36             leds = 4'b0001;
37         else
38             leds = codon_count;
39     end
40 end : led_assignment
41
42 endmodule : hardware_wrapper

```

Listing 4.4: Simulation Testbench

```

1  'timescale 1ns / 1ps
2
3  module testbench();
4
5  // Global Parameters
6  parameter CLK_PRD = 100;
7  parameter HOLD_TIME = (CLK_PRD * 0.3);
8  parameter MAX_SIM_TIME = (500 * CLK_PRD);
9
10 // Instantiate the GCD core as a DUT
11 logic clock, reset;
12 logic [2:0] switches;
13 logic [3:0] leds;
14 hardware_wrapper dut(
15     .clock(clock),
16     .reset(reset),
17     .switches(switches),
18     .leds(leds)
19 );
20
21 // Prevent simulating longer than MAX_SIM_TIME
22 initial #(MAX_SIM_TIME) $finish;
23
24 // Generate Clock Signal
25 initial begin
26     clock <= 0;

```

```

27     forever #(CLK_PRD / 2) clock = ~clock;
28 end
29
30 // Main Simulation
31 initial begin
32     reset = 1; switches = 0;
33
34     // Global Reset
35     #100; reset = 0;
36
37     @(posedge clock); #HOLD_TIME; // Align with clock
38
39     forever begin
40         @(posedge clock);
41         if (leds) begin
42             switches = 4'b0001; #CLK_PRD; // Codon 1
43             switches = 4'b0010; #CLK_PRD; // Codon 2
44             switches = 4'b0011; #CLK_PRD; // Codon 3
45             switches = 4'b0100; #CLK_PRD; // Codon 4
46             switches = 4'b0101; #CLK_PRD; // Codon 5
47             switches = 4'b0000; #CLK_PRD;
48             $finish;
49         end
50     end
51 end
52
53 endmodule

```