

SmallPond Reference sheet

Instruction Set

NAME	MNEMONIC	OP	INST _{hex}
------	----------	----	---------------------

A type

Add	<i>ADD</i>	$RD = RS1 + RS2$	0x01
And	<i>AND</i>	$RD = RS1 \& RS2$	0x02
Airth Shift R	<i>ASR</i>	$RD = RS1 \gg RS2$	0x03
Logical Shift L	<i>LSL</i>	$RD = RS1 \ll RS2$	0x04
Logical Shift R	<i>LSR</i>	$RD = RS1 \gg RS2$	0x05
Not And	<i>NAND</i>	$RD = \sim(RS1 \& RS2)$	0x06
Not Or	<i>NOR</i>	$RD = \sim(RS1 RS2)$	0x07
Not	<i>NOT</i>	$RD = \sim RS$	0x08
Or	<i>OR</i>	$RD = RS1 RS2$	0x09
Subtraction	<i>SUB</i>	$RD = RS1 - RS2$	0x0A
X Not Or	<i>XNOR</i>	$RD = RS1 \odot RS2$	0x0B
X Or	<i>XOR</i>	$RD = RS1 \oplus RS2$	0x0C

I type

Addition w/ Imm	<i>ADDI</i>	$RD = RS + \#Imm$	0x18
And w/ Imm	<i>ANDI</i>	$RD = RS \& \#Imm$	0x19
Airth Shift R Imm	<i>ASRI</i>	$RD = RS \ll \#Imm$	0x1A
Load Word	<i>LDR</i>	$RD = [RS + \#Imm]$	0x1B
Load Byte	<i>LDRB</i>	$RD_{7:0} = [RS + \#Imm]$	0x1C
Load B Unsigned	<i>LDRBU</i>	$RD_{7:0} = [RS + \#UImm]$	0x1D
Load Halfword	<i>LDRH</i>	$RD_{15:0} = [RS + \#Imm]$	0x1E
Load Halfword Unsigned	<i>LDRHU</i>	$RD_{15:0} = [RS + \#UImm]$	0x1F
Logical Shift L Imm	<i>LSLI</i>	$RD = RS \gg \#Imm$	0x20
Logical Shift R Imm	<i>LSRI</i>	$RD = RS \ll \#Imm$	0x21
Load Upper Imm	<i>LUI</i>	$RD_{31:16} = [RS + \#Imm]$	0x22
Not And Imm	<i>NANDI</i>	$RD = \sim(RS \& \#Imm)$	0x23
Not Or Imm	<i>NORI</i>	$RD = \sim(RS \#Imm)$	0x24
Or Imm	<i>ORI</i>	$RD = RS \#Imm$	0x25
Store Word	<i>STR</i>	$[RD] = RS + \#Imm$	0x26
Store Byte	<i>STRB</i>	$[RD] = (RS + \#Imm)_{7:0}$	0x27
Store Halfword	<i>STRH</i>	$[RD] = (RS + \#Imm)_{15:0}$	0x28
Subtract Imm	<i>SUBI</i>	$RD = RS - \#Imm$	0x29
X Not Or Imm	<i>XNORI</i>	$RD = RS \odot \#Imm$	0x2A
X Or Imm	<i>XORI</i>	$RD = RS1 \oplus \#Imm$	0x2B

J type

Jump	<i>J</i>	$PC = PC + \#Imm$	0x3F
------	----------	-------------------	------

B type

Branch	<i>B</i>	$PC = PC + \#Imm$	0x3C
Branch and Link	<i>BL</i>	$PC = PC + \#Imm$	0x3D
Branch and Return	<i>BR</i>	$PC = PC + \#Imm$	0x3E

INSTRUCTION FORMAT

A type:

Inst.	RD	RS1	RS2	S	C	Unused	Cond
31:26	25:21	20:16	15:11	10	9	8:4	3:0

I type:

Inst.	RD	RS1	Immediate
31:26	25:21	20:16	15:0

J type:

Inst.	Immediate
31:26	25:0

B type:

Inst.	C	Unused	Immediate	Cond.
31:26	25	24:22	21:4	3:0

REGISTER NAME, NUMBER, USE

NAME	NUMB	USE
Zero	0	The constant value 0
Arg_#(0-3)	1 - 4	Argument
Tmp_#(0-7)	5 - 12	Temporary use registers
Svd_#(0-5)	13 - 18	Saved temporaries
Pos/Neg	19	Pair of 2's comp registers. Value is reflected across regs.
Neg/Pos	20	
+ Counter	21	Pair of reflected count registers.
- Counter	22	
HP	23	Heap pointer
FP	24	Frame pointer
LR_#(0-3)	25 - 29	Link registers used for routine addresses
PC	30	Program counter
CPSR	31	Current program status register

DATA ALIGNMENT

WORD							
HALFWORD				HALFWORD			
BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE
31	25	24	17	16	8	7	0