GenLib User's Manual

Jean-Paul Chaput System Administrator Pierre & Marie Curie University, LIP6 ASIM Department

Frédéric Pétrot Professor Assistant Pierre & Marie Curie University, LIP6 ASIM Department

GenLib User's Manual by Jean-Paul Chaput and Frédéric Pétrot

Published June 2002

Table of Contents

I. Alliance - genlib User's Manual	v
genlib	7
GENLIB MACRO	
DPGEN_INV	
DPGEN_BUFF	
DPGEN_NAND2	
DPGEN_NAND3	
DPGEN_NAND4	17
DPGEN_AND2	18
DPGEN_AND3	20
DPGEN_AND4	21
DPGEN_NOR2	
DPGEN_NOR3	23
DPGEN_NOR4	25
DPGEN_OR2	
DPGEN_OR3	
DPGEN_OR4	
DPGEN_XNOR2	
DPGEN_XOR2	
DPGEN_NMUX2	
DPGEN_MUX2	
DPGEN_NBUSE	
DPGEN_BUSE	
DPGEN_NAND2MASK	
DPGEN_NOR2MASK	
DPGEN_XNOR2MASK	
DPGEN_ADSB2F	
DPGEN_SHIFT	
DPGEN_NUL	
DPGEN_CONST	
DPGEN_ROM2	
DPGEN_ROM4	
DPGEN_RF1	
DPGEN_FIFO	
DPGEN_RF1D	
DPGEN_DFF	
DPGEN_DFFT	
DPGEN_SFF	
DPGEN SFFT	56

I. Alliance - genlib User's Manual

genlib

Name

genlib — Procedural design language based upon C.

Description

genlib is a set of C functions dedicated to procedural generation purposes. From a user point of view, genlib is a circuit's description language that allows standard C programming flow control, variable use, and specialized functions in order to handle vlsi objects.

Based upon the *Alliance mbk* data structures, the *genlib* language gives the user the ability to describe both netlist and layout views, thus allowing both standard cell and full custom approachs.

Netlist capture

It is a hierarchical structural description of a circuit in terms of connectors (I/Os), signals (nets), and instances.

The function calls used to handle the netlist view are:

- GENLIB_DEF_LOFIG(3)
- GENLIB_SAVE_LOFIG(3)
- GENLIB_LOINS(3)
- GENLIB_LOCON(3)
- GENLIB_LOSIG(3)
- GENLIB_FLATTEN_LOFIG(3)

Some facilities, in order to create vectors are also available:

- GENLIB_BUS(3)
- GENLIB_ELM(3)

Standard cell placement

The following functions allows to define a placement file for a standard cell design. This file can be used by the standard cell router ocr(1):

- GENLIB_DEF_PHSC(3)
- GENLIB_SAVE_PHSC(3)
- GENLIB_SC_PLACE(3)
- GENLIB_SC_RIGHT(3)
- GENLIB_SC_TOP(3)
- GENLIB_SC_LEFT(3)
- GENLIB_SC_BOTTOM(3)

Full custom symbolic layout

Those functions are dedicated to optimized full custom procedural layout. In order to provide some process independance, *Alliance* uses a symbolic layout approach (fixed grid without compaction).

The symbolic objects are segments (wires), vias (contacts), connectors (I/Os), references and instances. For more informations, see phseg(1), phvia(1), phcon(1), phref(1), phins(1) and alc(1).

- GENLIB_DEF_PHFIG(3)
- GENLIB_SAVE_PHFIG(3)
- GENLIB_DEF_AB(3)
- GENLIB_DEF_PHINS(3)
- GENLIB_PHCON(3)
- GENLIB_COPY_UP_CON(3)
- GENLIB_COPY_UP_CON_FACE(3)
- GENLIB_COPY_UP_ALL_CON(3)
- GENLIB_PHSEG(3)
- GENLIB_COPY_UP_SEG(3)
- GENLIB_THRU_H(3)
- GENLIB_THRU_V(3)
- GENLIB_THRU_CON_H(3)
- GENLIB_THRU_CON_V(3)
- GENLIB_WIRE1(3)
- GENLIB_WIRE2(3)
- GENLIB_WIRE3(3)
- GENLIB_PHVIA(3)
- GENLIB_PLACE(3)
- GENLIB_PLACE_RIGHT(3)
- GENLIB_PLACE_TOP(3)
- GENLIB_PLACE_LEFT(3)
- GENLIB_PLACE_BOTTOM(3)
- GENLIB_PLACE_ON(3)
- GENLIB_PHREF(3)
- GENLIB_COPY_UP_REF(3)
- GENLIB_COPY_UP_ALL_REF(3)
- GENLIB_PLACE_VIA_REF(3)
- GENLIB_PLACE_CON_REF(3)
- GENLIB_PLACE_SEG_REF(3)
- GENLIB_FLATTEN_PHFIG(3)
- GENLIB_GET_REF_X(3)
- GENLIB_GET_REF_Y(3)
- GENLIB_GET_CON_X(3)
- GENLIB_GET_CON_Y(3)

- GENLIB_HEIGHT(3)
- GENLIB_WIDTH(3)

In order to have information about each of these functions, use the online documentation with man(1), as in man function-name.

It is strongly recommended to read some books on C programming, in order to take full advantage of the C flow control possibilities, as it may greatly reduce the size of a *genlib* source code.

ENVIRONMENT VARIABLES

- MBK_IN_LO(1), default value : al
- MBK_OUT_LO(1), default value : al
- MBK_IN_PH(1), default value : ap
- MBK_OUT_LO(1), default value : ap
- MBK CATA LIB(1), default value: .
- MBK WORK LIB(1), default value: .
- MBK_CATAL_NAME(1), default value : CATAL

See the corresponding manual pages for further informations.

In order to compile and execute a *genlib* file, one has to call *genlib* with one argument, that is the *genlib* source file. The source file must have a .c extension, but the extension should not be mentionned on the command line.

The names used in genlib, as arguments to genlib functions, should be alphanumerical, including the underscore. They also are not case sensitive, so VDD is equivalent to vdd. Vectorized connectors or signal can be declareds using the [n:m] construct.

Synopsis

genlib [-cklmnv] [--no-rm-core] [--keep-makefile] [--keep-exec] [--keep-log] [--no-exec] [--verbose] {program} [-e program_args]

Options

- containing the genlib program, whitout extention. Mandatory argument.
- [--no-rm-core|-c]: in case of core dump, do not remove the generated core file. This option must be used with [--keep-exec|-k].
- [--keep-makefile|-m]: do not erase the generated makefile after execution.
- [--keep-exec|-k]: keep the generated executable after the *genlib* run.
- [--keep-log|-1]: do not erase the log file after a successfull completion (the log
 is keeped after a faulty run).
- [--no-exec|-n] : do not run the generated program. Should be used with [--keep-exec|-k].
- [--no-verbose|-v]: self explanatory.
- [-e]: all the following arguments are handled to the compiled program.

Examples

```
Compile and run a file amd2901.c:
qenlib -v amd2901
```

See Also

mbk(1),

Diagnostic

Many errors may occur while executing the source file, so refer to the proper genlib function manual for more. When an error occur, *genlib* left a log file c is a C program.c is a C program, all syntatic C error can occurs...

All genlib functions are listed below alphabetically sorted.

GENLIB_MACRO

Name

GENLIB_MACRO — Interface with all MACRO generators.

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(long function, char *modelname, long flags, long N,
long drive, long reqNumber, char *constVal);
```

Description

The *GENLIB_MACRO()* fonction call is the generic interface to all *genlib* macro generators. As all generators do not have the sames arguments it takes a variable number of arguments.

Arguments are of two kinds:

• Mandatory arguments: those arguments must always be supplied. They represents the minimal set of common arguments for all macro-generators. Mandatory arguments comme firts in the arguments list.

• Optional arguments: arguments specifics to a macro-generator or a class of macro-generators.

Arguments

- 1. long *function*: (mandatory) specify which macro-generator is to be invoked. For example, to create a two entry multiplexer gives GENLIB_MUX2.
- 2. char* modelname: (mandatory) specify the name of the model to be generated.
 For example: "model_mux2_32bits".
- 3. long *flags*: (mandatory) tells which views are to be generated. It is a logical combination of the following values: (*ORed*)
 - a. F_PLACE: generate physical view (placement only).
 - b. F_BEHAV: generate behavioral view (VHDL view).
 - c. F_LSB_FIRST: the terminal of index zero is matched to the LSB, thus a 32 bits vector will be written: "signal[31:0]".
 - d. F_MSB_FIRST: the terminal of index zero is matched to the MSB, thus a 32 bits vector will be written: "signal[0:31]" (aka. IBM notation).
- 4. long N : (mandatory) width of the model's bus to be generated.
- 5. long *drive*: (optional) output power drive.
- 6. long regNumber: (optional) number of registers or depth of for a FIFO macrogenerator.
- 7. char* constval: (optional) a character string holding a constant. For example: "0xFFFF0000".

Available Macro-Generators

- Inverters and Buffers:
 - DPGEN INV(3)
 - DPGEN_BUFF(3)
- Boolean Operators:
 - DPGEN_NAND2(3)
 - DPGEN_NAND3(3)
 - DPGEN_NAND4(3)
 - DPGEN_AND2(3)
 - DPGEN_AND3(3)
 - DPGEN_AND4(3)
 - DPGEN_NOR2(3)
 - DPGEN_NOR3(3)
 - DPGEN_NOR4(3)
 - DPGEN_OR2(3)
 - DPGEN_OR3(3)

- DPGEN_OR4(3)
- DPGEN_XOR2(3)
- DPGEN_XNOR2(3)
- Multiplexers and Tristates:
 - DPGEN_NMUX2(3)
 - DPGEN_MUX2(3)
 - DPGEN_NBUSE(3)
 - DPGEN_BUSE(3)
- Programmable Masks:
 - DPGEN_NAND2MASK(3)
 - DPGEN_NOR2MASK(3)
 - DPGEN_XNOR2MASK(3)
- Arithmetics Operators:
 - DPGEN_ADSB2F(3)
 - DPGEN_SHIFT(3)
- Miscellaneous:
 - DPGEN_NUL(3)
 - DPGEN_CONST(3)
 - DPGEN_ROM2(3)
 - DPGEN_ROM4(3)
- Registers:
 - DPGEN_RF1(3)
 - DPGEN_RF1R0(3)
 - DPGEN_FIFO(3)
 - DPGEN_RF1D(3)
 - DPGEN_RF1DR0(3)
 - DPGEN_DFF(3)
 - DPGEN_DFFT(3)
 - DPGEN_SFF(3)
 - DPGEN_SFFT(3)

mbk(1),

DPGEN_INV

Name

DPGEN_INV — Inverter Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_INV, char *modelname, long flags, long N,
long drive);
```

Description

Generate a *N* bits inverter with an output power of *drive* named *modelname*.

Valid *drive* are: 1, 2, 3 or 4.

Terminal Names

```
    i0: input.
    nq: output.
    vdd: power.
    vss: ground.
```

Behavior

```
nq \le not(i0)
```

GENLIB_MACRO(3), genlib(1)

DPGEN_BUFF

Name

```
DPGEN_BUFF — Buffer Macro-Generator
```

Synopsis

```
#include \langle genlib.h \rangle void GENLIB_MACRO(DPGEN_BUFF, char *modelname, long flags, long N, long drive);
```

Description

Generate a N bits buffer with an output power of drive named modelname.

Valid drive are: 2,3 or 4.

Terminal Names

```
    1. i0: input.
    2. q: output.
    3. vdd: power.
```

4. vss: ground.

Behavior

```
q \le i0
```

```
, "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)

DPGEN_NAND2

Name

DPGEN_NAND2 — NAND2 Macro-Generator

Synopsis

```
\label{eq:condition} \begin{tabular}{ll} \tt \#include & <\tt genlib.h> \\ \tt void GENLIB\_MACRO(DPGEN\_NAND2, char *modelname, long flags, long N, long drive); \end{tabular}
```

Description

Generate a N bits two inputs NAND with an output power of drive named modelname.

Valid drive are: 1 or 4.

Terminal Names

```
1. i1: input.
```

2. i0: input.

3. nq: output.

4. vdd: power.

5. vss: ground.

Behavior

 $nq \le not(i0 \text{ and } i1)$

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_NAND3

Name

DPGEN NAND3 — NAND3 Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NAND3, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits three inputs NAND with an output power of drive named modelname.

Valid drive are: 1 or 4.

Terminal Names

```
    1. i2: input.
    2. i1: input.
    3. i0: input.
    4. nq: output.
```

```
5. vdd : power.6. vss : ground.
```

Behavior

nq <= not(i0 and i1 and i2)

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_NAND4

Name

DPGEN_NAND4 — NAND4 Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NAND4, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits four inputs NAND with an output power of drive named modelname.

Valid drive are: 1 or 4.

Terminal Names

```
    1. i3: input.
    2. i2: input.
    3. i1: input.
    4. i0: input.
    5. nq: output.
    6. vdd: power.
    7. vss: ground.
```

Behavior

nq <= not(i0 and i1 and i2 and i3)

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_AND2

Name

```
DPGEN_AND2 — AND2 Macro-Generator
```

Synopsis

```
#include <genlib.h> void GENLIB_MACRO(DPGEN_AND2, char *modelname, long flags, long N, long drive);
```

Description

Generate a N bits two inputs AND with an output power of drive named modelname.

Valid drive are: 2 or 4.

Terminal Names

```
    i1: input.
    i0: input.
    q: output.
    vdd: power.
    vss: ground.
```

Behavior

```
q \le i0 and i1
```

GENLIB_MACRO(3), genlib(1)

DPGEN_AND3

Name

DPGEN_AND3 — AND3 Macro-Generator

Synopsis

```
#include <genlib.h> void GENLIB_MACRO(DPGEN_AND3, char *modelname, long flags, long N, long drive);
```

Description

Generate a N bits three inputs AND with an output power of drive named modelname.

Valid drive are: 2 or 4.

Terminal Names

```
1. i2: input.
```

2. i1: input.

3. i0: input.

4. q: output.

5. vdd: power.

6. vss: ground.

Behavior

 $q \le not(i0 \text{ and } i1 \text{ and } i2)$

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_AND4

Name

DPGEN AND4 — AND4 Macro-Generator

Synopsis

```
#include <genlib.h> void GENLIB_MACRO(DPGEN_AND4, char *modelname, long flags, long N, long drive);
```

Description

Generate a N bits four inputs AND with an output power of drive named modelname.

Valid drive are: 2 or 4.

Terminal Names

```
    1. i3: input.
    2. i2: input.
    3. i1: input.
    4. i0: input.
```

```
5. q : output.6. vdd : power.7. vss : ground.
```

Behavior

```
q <= i0 and i1 and i2 and i3
```

Example

```
GENLIB_MACRO(DPGEN_AND4, "model_and4_32"
, F_BEHAV|F_PLACE
, 32
, 2
);

GENLIB_LOINS( "model_and4_32"
, "instancel_and4_32"
, "i3[31:0]"
, "i2[31:0]"
, "i1[31:0]"
, "i0[31:0]"
, "q[31:0]"
, "vdd", "vss", NULL
);
```

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN NOR2

Name

```
DPGEN_NOR2 — NOR2 Macro-Generator
```

Synopsis

```
#include <genlib.h> void GENLIB_MACRO(DPGEN_NOR2, char *modelname, long flags, long N, long drive);
```

Description

Generate a N bits two inputs NOR with an output power of drive named modelname.

Valid drive are: 1 or 4.

Terminal Names

```
    1. i1: input.
    2. i0: input.
    3. nq: output.
    4. vdd: power.
    5. vss: ground.
```

Behavior

```
nq \le not(i0 \text{ or } i1)
```

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_NOR3

Name

```
DPGEN_NOR3 — NOR3 Macro-Generator
```

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NOR3, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits three inputs NOR with an output power of drive named modelname.

Valid drive are: 1 or 4.

Terminal Names

```
    1. i2: input.
    2. i1: input.
    3. i0: input.
    4. nq: output.
    5. vdd: power.
    6. vss: ground.
```

Behavior

```
nq \le not(i0 \text{ or } i1 \text{ or } i2)
```

GENLIB_MACRO(3), genlib(1)

DPGEN_NOR4

Name

DPGEN_NOR4 — NOR4 Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NOR4, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits four inputs NOR with an output power of drive named modelname.

Valid drive are: 1 or 4.

Terminal Names

```
1. i3: input.
```

2. i2: input.

3. i1: input.

4. i0: input.

5. nq: output.

6. vdd: power.

7. vss: ground.

Behavior

```
nq \le not(i0 \text{ or } i1 \text{ or } i2 \text{ or } i3)
```

```
);

GENLIB_LOINS( "model_nor4_32"
, "instancel_nor4_32"
, "i3[31:0]"
, "i2[31:0]"
, "i1[31:0]"
, "i0[31:0]"
, "nq[31:0]"
, "vdd", "vss", NULL
```

GENLIB_MACRO(3), genlib(1)

DPGEN_OR2

Name

DPGEN_OR2 — OR2 Macro-Generator

Synopsis

```
\label{eq:condition} \begin{tabular}{ll} \tt \#include & <\tt genlib.h> \\ \tt void GENLIB\_MACRO(DPGEN\_OR2, char *modelname, long flags, long N, long drive); \end{tabular}
```

Description

Generate a N bits two inputs OR with an output power of drive named modelname.

Valid drive are: 2 or 4.

Terminal Names

```
    1. i1: input.
    2. i0: input.
    3. q: output.
    4. vdd: power.
    5. vss: ground.
```

Behavior

```
q \le i0 or i1
```

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_OR3

Name

DPGEN_OR3 — OR3 Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_OR3, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits three inputs OR with an output power of drive named modelname.

Valid drive are: 2 or 4.

Terminal Names

```
    1. i2: input.
    2. i1: input.
    3. i0: input.
    4. q: output.
    vdd: power.
    vss: ground.
```

Behavior

```
q \le i0 or i1 or i2
```

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_OR4

Name

DPGEN_OR4 — OR4 Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_OR4, char *modelname, long flags, long N,
long drive);
```

Description

Generate a *N* bits four inputs OR with an output power of *drive* named *modelname*. Valid *drive* are: 2 or 4.

Terminal Names

```
    1. i3: input.
    2. i2: input.
    3. i1: input.
    4. i0: input.
    9: output.
    vdd: power.
    vss: ground.
```

Behavior

```
q \le i0 or i1 or i2 or i3
```

GENLIB_MACRO(3), genlib(1)

DPGEN XNOR2

Name

DPGEN_XNOR2 — XNOR2 Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_XNOR2, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits two inputs exclusive NOR with an output power of *drive* named mode lname.

Valid drive are: 1 or 4.

Terminal Names

```
    i1: input.
    i0: input.
    nq: output.
    vdd: power.
    vss: ground.
```

Behavior

```
nq \le not(i0 xor i1)
```

```
, "instance1_xnor2_32"
, "i1[31:0]"
, "i0[31:0]"
, "nq[31:0]"
, "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)

DPGEN_XOR2

Name

DPGEN_XOR2 — XOR2 Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_XOR2, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits two inputs exclusive OR with an output power of drive named modelname.

Valid drive are: 1 or 4.

Terminal Names

```
    i1: input.
    i0: input.
    q: output.
    vdd: power.
    vss: ground.
```

Behavior

```
q \le i0 \text{ xor } i1
```

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_NMUX2

Name

DPGEN_NMUX2 — Multiplexer Macro-Generator

Synopsis

Description

Generate a *N* bits two inputs multiplexer with a complemented output and a power of *drive* named *modelname*.

Valid drive are: 2 or 4.

Terminal Names

```
    cmd : select (1 bit).
    i1 : input (N bits).
    i0 : input (N bits).
    nq : output (N bits).
    vdd : power.
    vss : ground.
```

Behavior

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_MUX2

Name

DPGEN_MUX2 — Multiplexer Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_MUX2, char *modelname, long flags, long N,
long drive);
```

Description

Generate a N bits two inputs multiplexer with named modelname.

Valid drive are: 1, 2 or 4.

Terminal Names

```
    cmd : select (1 bit).
    i1 : input (N bits).
    i0 : input (N bits).
    q : output (N bits).
    vdd : power.
    vss : ground.
```

Behavior

GENLIB_MACRO(3), genlib(1)

DPGEN_NBUSE

Name

```
DPGEN_NBUSE — Tristate Macro-Generator
```

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NBUSE, char *modelname, long flags, long N);
```

Description

Generate a N bits two inputs tristate with a complemented output named $mode \, lname$.

Terminal Names

```
    cmd: select (1 bit).
    i0: input (N bits).
    nq: output (N bits).
    vdd: power.
    vss: ground.
```

Behavior

```
nts:BLOCK(cmd = '1') BEGIN
  nq <= GUARDED not(i0);
END</pre>
```

```
GENLIB_MACRO(DPGEN_NBUSE, "model_nbuse_32"
, F_BEHAV|F_PLACE
, 32
);

GENLIB_LOINS( "model_nbuse_32"
, "instancel_nbuse_32"
, "cmd"
, "i0[31:0]"
```

```
, "nq[31:0]"
, "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)

DPGEN_BUSE

Name

```
DPGEN BUSE — tristate Macro-Generator
```

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_BUSE, char *modelname, long flags, long N);
```

Description

Generate a N bits two inputs tristate with named modelname.

Terminal Names

```
    cmd : select (1 bit).
    i0 : input (N bits).
    q : output (N bits).
    vdd : power.
    vss : ground.
```

Behavior

```
ts:BLOCK(cmd = '1') BEGIN
    q <= GUARDED i0;
END</pre>
```

Example

```
GENLIB_MACRO(DPGEN_BUSE, "model_buse_32"
, F_BEHAV|F_PLACE
, 32
);

GENLIB_LOINS( "model_buse_32"
, "instancel_buse_32"
, "cmd"
, "i0[31:0]"
, "q[31:0]"
, "vdd", "vss", NULL
);
```

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_NAND2MASK

Name

DPGEN_NAND2MASK — Programmable Mask Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NAND2MASK, char *modelname, long flags, long
N, char *constVal);
```

Description

Generate a N bits conditionnal NAND mask named modelname.

How it works:

- if the cmd signal is set to '0', the mask is NOT applied, so the whole operator behave like an inverter.
- if the cmd signal is set to '1', the mask IS applied, the output is the *complemented* result of the input value *ANDed* with the mask (suplied by *constVal*).

The constant *constVal* is given to the macro-generator call, therefore the value cannot be changed afterward: it's hard wired in the operator.

A common error is to give a real C constant for the *constVal* argument. Be aware that it is a character string.

Terminal Names

```
    cmd: mask control (1 bit).
    i0: input (N bits).
    q: output (N bits).
    vdd: power.
    vss: ground.
```

Behavior

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_NOR2MASK

Name

DPGEN_NOR2MASK — Programmable Mask Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NOR2MASK, char *modelname, long flags, long
N, char *constVal);
```

Description

Generate a N bits conditionnal NOR mask named modelname.

How it works:

- if the cmd signal is set to '0', the mask is NOT applied, so the whole operator behave like an inverter.
- if the cmd signal is set to '1', the mask IS applied, the output is the *complemented* result of the input value *ORed* with the mask (suplied by *constVal*).

The constant *constVal* is given to the macro-generator call, therefore the value cannot be changed afterward: it's hard wired in the operator.

A common error is to give a real C constant for the *constVal* argument. Be aware that it is a character string.

Terminal Names

```
    cmd: mask control (1 bit).
    i0: input (N bits).
    q: output (N bits).
    vdd: power.
    vss: ground.
```

Behavior

```
nq <= WITH cmd SELECT not(i0) WHEN '0', not(i0 or X"0000FFFF") WHEN '1';
```

```
, "q[31:0]"
, "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)

DPGEN_XNOR2MASK

Name

DPGEN_XNOR2MASK — Programmable Mask Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_XNOR2MASK, char *modelname, long flags, long
N, char *constVal);
```

Description

Generate a N bits conditionnal XNOR mask named modelname.

How it works:

- if the cmd signal is set to '0', the mask is NOT applied, so the whole operator behave like an inverter.
- if the cmd signal is set to '1', the mask IS applied, the output is the *complemented* result of the input value *XORed* with the mask (suplied by *constVal*).

The constant *constVal* is given to the macro-generator call, therefore the value cannot be changed afterward: it's hard wired in the operator.

A common error is to give a real C constant for the *constVal* argument. Be aware that it is a character string.

Terminal Names

```
    cmd: mask control (1 bit).
    i0: input (N bits).
    q: output (N bits).
    vdd: power.
```

5. vss: ground.

Behavior

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_ADSB2F

Name

DPGEN_ADSB2F — Adder/Substractor Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_ADSB2F, char *modelname, long flags, long N);
```

Description

Generate a N bits adder/substractor named modelname.

How it works:

- if the add_sub signal is set to '0' an addition is performed, otherwise it's a substraction.
- Operation can be either signed or unsigned. In unsigned mode c31 is the overflow, in unsigned mode you have to compute overflow by *XORing* c31 and c30.

Terminal Names

```
1. add_sub: select addition or substraction (input, 1 bit).
```

```
2. c31: carry out. In unsigned mode, this is the overflow (output, 1 bits).
```

- 3. c30 : used to compute overflow in signed mode : overflow := c31 xor c30 (output, 1 bits).
- 4. i1 : first operand (input, *N* bits).
- 5. i0 : second operand (input, *N* bits).
- 6. q: output (N bits).
- 7. vdd: power.
- 8. vss: ground.

Example

```
GENLIB_MACRO(DPGEN_ADSB2F, "model_adsb2f_32"
, F_BEHAV|F_PLACE
, 32
);

GENLIB_LOINS( "model_adsb2f_32"
, "instancel_adsb2f_32"
, "add_sub"
, "c32"
, "c31"
, "i1[31:0]"
, "i0[31:0]"
, "q[31:0]"
, "vdd", "vss", NULL
);
```

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_SHIFT

Name

```
DPGEN_SHIFT — Shifter Macro-Generator
```

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_SHIFT, char *modelname, long flags, long N);
```

Description

Generate a N bits shifter with name modelname.

How it works:

- if the op[0] signal is set to '1' performs a right shift, performs a left shift otherwise.
- if the op[1] signal is set to '1' performs an arithmetic shift (only meaningful in case of a right shift).
- shamt : specifies the shift amount. The width of this signal (Y) is computed from the operator's width : Y = ceil(log₂(N)) 1.

Terminal Names

```
    op: select the kind of shift (input, 2 bit).
    shamt: the shift amount (input, Y bits).
    i: value to shift (input, N bits).
    o: output (N bits).
    vdd: power.
    vss: ground.
```

GENLIB_MACRO(3), genlib(1)

DPGEN_NUL

Name

DPGEN_NUL — Zero Detector Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_NUL, char *modelname, long flags, long N);
```

Description

Generate a N bits zero detector named modelname.

Terminal Names

```
    i0: value to check (input, N bits).
    q: null flag (output, 1 bit).
    vdd: power.
    vss: ground.
```

Behavior

```
q <= <= '1' WHEN (i0 = X"00000000") ELSE '0';
```

```
, "q" /* Flag null. */
, "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)

DPGEN_CONST

Name

DPGEN CONST — Constant Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_CONST, char *modelname, long flags, long N,
char *constVal0);
```

Description

Generate a N bits constant named modelname.

Terminal Names

```
    q: the constant (output, N bit).
    vdd: power.
    vss: ground.
```

Behavior

```
q <= constVal;
```

```
);

GENLIB_LOINS( "model_const_0xffff0000"
    , "instancel_const_0xffff0000"
    , "q[31:0]"
    , "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)

DPGEN_ROM2

Name

DPGEN_ROM2 — 2 words ROM Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_ROM2, char *modelname, long flags, long N,
char *constVal0, char *constVal1);
```

Description

Generate a N bits 2 words optimized ROM named modelname.

Terminal Names

```
    sel0: address of the value (input, 1 bits).
    q: the selected word (output, N bit).
    vdd: power.
    vss: ground.
```

Behavior

```
q <= WITH sel0 SELECT
    contsVal0 WHEN B"0",
    constVal1 WHEN B"1";</pre>
```

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_ROM4

Name

DPGEN ROM4 — 4 words ROM Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_ROM4, char *modelname, long flags, long N,
char *constVal0, char *constVal1, char *constVal2, char *constVal3);
```

Description

Generate a N bits 2 words optimized ROM named modelname.

Terminal Names

```
    sell: upper bit of the address (input, 1 bits).
    sel0: lower bit of the address (input, 1 bits).
    q: the selected word (output, N bit).
    vdd: power.
    vss: ground.
```

Behavior

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_RF1

Name

```
DPGEN_RF1 , DPGEN_RF1R0 — Register File Macro-Generator
```

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_RF1, char *modelname, long flags, long N);
void GENLIB_MACRO(DPGEN_RF1R0, char *modelname, long flags, long N);
```

Description

Generate a register file of regNumber words of N bits whitout decoder named modelname. The DPGEN_RF1RO variant differs from the DPGEN_RF1 in that the register of address zero is stuck to zero. You can write into it, it will not change the value. When read, it will always return zero.

How it works:

- datain0 and datain1: the two write busses. Only one is used to actually write the register word, it is selected by the sel signal.
- sel: when set to '0' the datain0 is used to write the register word, otherwise it will be datain1.
- selr, selw: this register file have no decoder, so selr have a bus width equal to regNumber. One bit for each word.

Terminal Names

```
    ckok: clock signal (input, 1 bit).
    sel: select the write bus (input, 1 bit).
    selr: the decoded read address (input, regNumber bits).
    selw: the decoded write address (input, regNumber bits).
    datain0: first write bus (input, N bits).
    datain1: second write bus (input, N bits).
    dataout: read bus (output, N bits).
    vdd: power.
    vss: ground.
```

GENLIB_MACRO(3), genlib(1)

DPGEN_FIFO

Name

DPGEN FIFO — FIFO Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_FIFO, char *modelname, long flags, long N);
```

Description

Generate a FIFO of regNumber words of N bits named modelname.

How it works:

- datain0 and datain1: the two write busses. Only one is used to actually write the FIFO, it is selected by the sel signal.
- sel: when set to '0' the datain0 is used to write the register word, otherwise it will be datain1.
- r, rok : set r when a word is requested, rok tells that a word has effectively been popped (rok == not empty).
- w, wok : set w when a word is pushed, wok tells that the word has effectively been pushed (wok == not full).

Terminal Names

```
    ck: clock signal (input, 1 bit).
    reset: reset signal (input, 1 bit).
    r: read requested (input, 1 bits).
    w: write requested (input, 1 bits).
    rok: read acknowledge (output, 1 bits).
    wok: write acknowledge (output, 1 bits).
    sel: select the write bus (input, 1 bit).
    datain0: first write bus (input, N bits).
    datain1: second write bus (input, N bits).
    dataout: read bus (output, N bits).
    vdd: power.
```

12. vss: ground.

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_RF1D

Name

DPGEN_RF1D , DPGEN_RF1DR0 — Register File with Decoder Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_RF1D, char *modelname, long flags, long N);
void GENLIB_MACRO(DPGEN_RF1DR0, char *modelname, long flags, long N);
```

Description

Generate a register file of regNumber words of N bits with decoder named modelname. The DPGEN_RF1DR0 variant differs from the DPGEN_RF1D in that the register of address zero is stuck to zero. You can write into it, it will not change the value. When read, it will always return zero.

How it works:

- datain0 and datain1: the two write busses. Only one is used to actually write the register word, it is selected by the sel signal.
- sel: when set to '0' the datain0 is used to write the register word, otherwise it will be datain1.
- adr, adw: the width (Y) of those signals is computed from regNumber: Y = log(regNumber).
- wen and ren: write enable and read enable, allows reading and writing when sets to '1'.

Terminal Names

```
    ck: clock signal (input, 1 bit).
    sel: select the write bus (input, 1 bit).
    wen: write enable (input, 1 bit).
    ren: read enable (input, 1 bit).
    adr: the read address (input, Y bits).
    adw: the write address (input, Y bits).
    datain0: first write bus (input, N bits).
    datain1: second write bus (input, N bits).
    dataout: read bus (output, N bits).
    vdd: power.
    vss: ground.
```

```
, "dataout[31:0]"
, "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)

DPGEN_DFF

Name

DPGEN_DFF — Dynamic Flip-Flop Macro-Generator

Synopsis

```
\label{eq:continuous} \begin{tabular}{ll} \#include & <& genlib.h> \\ void $\tt GENLIB\_MACRO(DPGEN\_DFF, char *modelname, long $flags, long $N$)$; \\ \end{tabular}
```

Description

Generate a N bits dynamic flip-flop named modelname. The two latches of this flip-flop are dynamic, i.e. the data is stored in a capacitor.

How it works:

• wen when set to '1' enables the writing of the flip-flop.

Terminal Names

```
    wen: write enable (1 bit).
    ck: clock signal (1 bit).
    i0: data input (N bits).
    q: output (N bits).
    vdd: power.
    vss: ground.
```

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_DFFT

Name

DPGEN_DFFT — Dynamic Flip-Flop with Scan-Path Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_DFFT, char *modelname, long flags, long N);
```

Description

Generate a *N* bits dynamic flip-flop with scan-path named *modelname*. The two latches of this flip-flop are dynamic, i.e. the data is stored in a capacitor.

How it works:

- scan when set to '1' enables the scan-path mode. Note that in scan-path mode, the wen signal is not effective.
- scin: the input of the scan-path. This terminal is different from i0[0]. The scout is q[N-1] (in the following example this is q[31]).
- wen when set to '1' enables the writing of the flip-flop.

Terminal Names

```
    scan: scan-path mode (input, 1 bit).
    scin: scan path in (input, 1 bit).
    wen: write enable (input, 1 bit).
    ck: clock signal (input, 1 bit).
    i0: data input (N bits).
    q: output (N bits).
    vdd: power.
    vss: ground.
```

Example

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_SFF

Name

```
DPGEN_SFF — Static Flip-Flop Macro-Generator
```

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_SFF, char *modelname, long flags, long N);
```

Description

Generate a N bits static flip-flop named modelname. The two latches of this flip-flop are static, i.e. each one is made of two interters looped togethers.

How it works:

• wen when set to '1' enables the writing of the flip-flop.

Terminal Names

```
    wen: write enable (1 bit).
    ck: clock signal (1 bit).
    i0: data input (N bits).
    q: output (N bits).
    vdd: power.
    vss: ground.
```

Example

```
GENLIB_MACRO(DPGEN_SFF, "model_sff_32"
, F_BEHAV|F_PLACE
, 32
);

GENLIB_LOINS( "model_sff_32"
, "instancel_sff_32"
, "wen"
, "ck"
, "i0[31:0]"
, "q[31:0]"
, "vdd", "vss", NULL
);
```

See Also

GENLIB_MACRO(3), genlib(1)

DPGEN_SFFT

Name

DPGEN_SFFT — Static Flip-Flop with Scan-Path Macro-Generator

Synopsis

```
#include <genlib.h>
void GENLIB_MACRO(DPGEN_SFFT, char *modelname, long flags, long N);
```

Description

Generate a N bits static flip-flop with scan-path named modelname. The two latches of this flip-flop are i.e. each one is made of two interters looped togethers.

How it works:

- scan when set to '1' enables the scan-path mode. Note that in scan-path mode, the wen signal is not effective.
- scin: the input of the scan-path. This terminal is different from i0[0]. The scout is q[N-1] (in the following example this is q[31]).
- wen when set to '1' enables the writing of the flip-flop.

Terminal Names

```
    scan: scan-path mode (input, 1 bit).
    scin: scan path in (input, 1 bit).
    wen: write enable (input, 1 bit).
    ck: clock signal (input, 1 bit).
    i0: data input (N bits).
    q: output (N bits).
    vdd: power.
    vss: ground.
```

```
, "scan"
, "scin"
, "wen"
, "ck"
, "i0[31:0]"
, "q[31:0]" /* a[31] is "scout". */
, "vdd", "vss", NULL
);
```

GENLIB_MACRO(3), genlib(1)