# **ALLIANCE & CORIOLIS Checker Toolkit**

#### Contents

Alliance & Coriolis Checker Toolkit	1
Toolkit Purpose	1
Toolkit Contents	1
Benchmark Makefiles	1
Coriolis Configuration Files	2
Coriolis and Clock Tree Generation	3
rhel6 and Clones	3

# **Toolkit Purpose**

This toolkit has been created to allow developpers to share through git a set of benchmarks to validate their changes in Alliance & Coriolis before committing and pushing them in their central repositories. A change will be considered as validated when all the developpers can run successfully all the benchs in their respective environments.

As a consequence, this repository is likely to be *very* unstable and the commits not well documenteds as they will be quick corrections made by the developpers.

### **Toolkit Contents**

The toolkit provides:

• Three benchmark designs:

Design	Technology	Cell Libraries
adder	MOSIS	msxlib, mpxlib, msplib
AM2901	Alliance dummy	sxlib, pxlib
SNX	MOSIS	msxlib, mpxlib, msplib

• Three cell libraries.

All thoses libraries are for use with the Mosis technology. We provides them as part of the toolkit as we are still in the process of validating that technology, and we may have to perform quick fixes on them. The design are configured to use them instead of those supplied by the ALLIANCE installation.

- msxlib: Standard Cell library.
- mpxlib: Pad library, compliant with CORIOLIS.
- msplib: Pad library, compliant with ALLIANCE / ring. Cells in this library are wrappers around their counterpart in mpxlib, they provides an outer layout shell that is usable by ring.
- The RDS file for the MOSIS technology scn6m\_deep\_09.rds, for the same reason as the cell libraries.
- Miscellenous helper scripts.

### **Benchmark Makefiles**

The main body of the Makefile has been put into benchs/etc/rules.mk. It provides the following targets:

UPMC/LIP6

UPMC/LIP6

	core.ap	The placement of the design's core
	\$(CHIP)_alc.ap	The complete layout of the design (P&R).
ALLIANCE	druc	Symbolic layout checking
ALLIANCE	lvx	Perform LVS.
	graal	Launch graal in the Makefile 's environement
	dreal	Launch dreal in the Makefile's environement, and load
		the gds file of the design.
	\$(CHIP)_crl.ap	The complete layout of the design (P&R).
	druc-crl	Symbolic layout checking
Coriolis	lvx-crl	Perform LVS.
	cgt-interactive	Launch cgt and prep it to perform P&R
	cgt	Launch cgt in the Makefile's environement

A top Makefile in a bench directory must define at least the following variables:

```
CORE = adder
CHIP = chip
MARGIN = 2
GENERATE_CORE_VST = Yes
USE_MOSIS = Yes
include ../etc/rules.mk
```

export MBK\_IN\_LO = vst export MBK\_OUT\_LO = vst export RDS\_IN = gds export RDS\_OUT = gds

Where variables have the following meaning:

Variable	Usage	
CORE	The name of the <i>core</i> model	
CHIP	The stem of the <i>chip</i> model. It is declined in two versions, one for Alliance (suffix _alc) and one for Coriolis (suffix _crl). This is needed because the two core uses different sets of pads.	
GENERATE_CORE_VST	Tells if the rules to generate the core has to be included. If set to No, then the core <i>must</i> be present and will be considered as a primary file.	
USE_MOSIS	Tells whether or not use the Mosis technology.	

### **CORIOLIS Configuration Files**

Unlike Alliance which is entirely configured through environement variables or system-wide configuration file, Coriolis uses configuration files in the current directory. They are present for each bench:

- <cwd>/.coriolis\_techno.conf : Select which symbolic and real technology to use.
- <cwd>/.coriolis.conf : Override for any system configuration, except for the technology.

UPMC/LIP6

#### **CORIOLIS and Clock Tree Generation**

When CORIOLIS is used, it create a clock tree which modificate the original netlist. The new netlist, with a clock tree, has a postfix of \_clocked.

#### Note



**Trans-hierarchical Clock-Tree.** As CORIOLIS do not flatten the designs it creates, not only the top-level netlist is modificated. All the sub-blocks connected to the master clock are also duplicateds, whith the relevant part of the clock-tree included.

# **RHEL6 and Clones**

Under RHEL6 the developpement version of CORIOLIS needs the devtoolset-2. rules.mk tries, based on uname to switch it on or off.

UPMC/LIP6 4