ALLIANCE & CORIOLIS Checker Toolkit

Contents

| ALLIANCE & CORIOLIS Checker Ioolkit | • | • | | • | • | • | • | • | • | • | • | • | • | | • | • | • | | | • | • | • | 1 |
|-------------------------------------|---|---|---|---|---|---|---|-------|---|---|-------|---|---|---|---|---|---|---|---|---|---|---|----|
| Toolkit Purpose | | | | | | | | | | | | | | | | | | | | | | | 1 |
| Toolkit Contents | | | | | | | | | | | | | | | | | | | | | | | 1 |
| Benchmark Makefiles | | | | | | | | | | | | | | | | | | | | | | | 2 |
| CORIOLIS Configuration Files | | | | | | | | | | | | | | | | | | | | | | | 6 |
| CORIOLIS and Clock Tree Generation | | | | | | | | | | | | | | | | | | | | | | | 6 |
| RHEL6 and Clones | | | | | | | | | | | | | | | | | | | | | | | 6 |
| Yosys Auxiliary Script | | | | | | | | | | | | | | | | | | | | | | | 6 |
| Benchmarks Special Notes | | | | | | | | | | | | | | | | | | | | | | | 6 |
| alliance-run | | | | | | | | | | | | | | | | | | | | | | | 6 |
| Libraries Makefiles | | | | | | | | | | | | | | | | | | | | | | | 7 |
| Checking Procedure | | | | | | | | | | | | | | | | | | | | | | | 7 |
| Synopsys Liberty .lib Generation | | | | | | | | | | | | | | | | | | | | | | | 7 |
| Helpers Scripts | | | | | | | | | | | | | | | | | | | | | | | 8 |
| Macro-Blocks Makefiles | | | | | | | | | | | | | | | | | | | | | | | 8 |
| Calling the Generator | | | | | | | | | | | | | | | | | | | | | | | |
| Scaling the Cell Library | • | • | • | • | • | • | • | • | ٠ | • | • | • | • | | • | • | • | • | • | • | ٠ | • | c |
| Tools & Scripts | | | | | | | | | | | | | | | | | | | | | | | |
| One script to run them all: go.sh. | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | 10 |
| Command Line cgt: doChip.py . | | | | | | | | | | | | | | | | | | | | | | | |
| Blif Netlist Converter | | | | | | | | | | | | | | | | | | | | | | | |
| Pad Layout Converter px2mpx.py. | | | | | | | | | | | | | | | | | | | | | | | |
| CADENCE Support | | | | | | | | | | | | | | | | | | | | | | | |
| Technologies | | | | | | | | | | | | | | | | | | | | | | | |
| Technologies | • | • | | • | • | • | • | • | • | • | • | • | | | • | • | • | | | • | • | • | 14 |

Toolkit Purpose

This toolkit has been created to allow developpers to share through \mathtt{git} a set of benchmarks to validate their changes in Alliance & Coriolis before committing and pushing them in their central repositories. A change will be considered as validated when all the developpers can run successfully all the benchs in their respective environments.

As a consequence, this repository is likely to be *very* unstable and the commits not well documenteds as they will be quick corrections made by the developpers.

Toolkit Contents

The toolkit provides:

• Eleven benchmark designs:

| Design | Technology | Cell Libraries |
|--------------------------|----------------|-------------------------|
| adder | MOSIS | nsxlib, mpxlib, msplib |
| AM2901 (standard cells) | ALLIANCE dummy | sxlib, pxlib |
| AM2901 (datapath) | ALLIANCE dummy | sxlib, dp_sxlib, pxlib |
| alliance-run (AM2901) | ALLIANCE dummy | sxlib, dp_sxlib, padlib |
| CPU | MOSIS | nsxlib, mpxlib, msplib |
| SNX | MOSIS | nsxlib, mpxlib, msplib |

... continued on next page

| Design | Technology | Cell Libraries | | | |
|----------------------------|----------------|--------------------------|--|--|--|
| MIPS (micropro- | ALLIANCE dummy | sxlib,dp_sxlib,rf2lib | | | |
| grammed) | | | | | |
| мірs (pipeline) | ALLIANCE dummy | sxlib, dp_sxlib, rf2lib | | | |
| мірs (pipeline+chip) | ALLIANCE dummy | sxlib, dp_sxlib, rf2lib, | | | |
| | | pxlib | | | |
| FPGA (Moc4x4_L4C12) | ALLIANCE dummy | sxlib | | | |
| ISPD 05 (bigblue1) | Aucune | Genérée à la volée. | | | |

· Three cell libraries.

All thoses libraries are for use with the MOSIS technology. We provides them as part of the toolkit as we are still in the process of validating that technology, and we may have to perform quick fixes on them. The design are configured to use them instead of those supplied by the ALLIANCE installation.

- nsxlib: Standard Cell library.
- mpxlib: Pad library, compliant with CORIOLIS.
- msplib: Pad library, compliant with ALLIANCE / ring. Cells in this library are wrappers around their counterpart in mpxlib, they provides an outer layout shell that is usable by ring.
- The RDS file for the MOSIS technology scn6m_deep_09.rds, for the same reason as the cell libraries.
- · Miscellenous helper scripts.

Benchmark Makefiles

A benchmark Makefile built by assembling sets of rules, which are located in bench/etc/mk/<RULES>.mk and a setting up variables USE_<FEATURE>.

The Makefile provides some or all of the following targets. If the place and route stage of a bench can be done by both CORIOLIS and ALLIANCE an alliance/ subdirectory will be present.

| | layout | The complete symbolic layout of the design (P&R). |
|----------|--------|--|
| | gds | Generate the real layout (GDSII) |
| | druc | Symbolic layout checking |
| CORIOLIS | lvx | Perform LVS . |
| | graal | Launch graal in the Makefile's environement |
| | dreal | Launch dreal in the Makefile 's environement, and load the gds file of the design. |
| | view | Launch egt and load the design (chip) |
| | cgt | Launch cgt in the Makefile's environement |



Note

The previous monolitic bench/etc/rules.mk as been kept in the tree, and it's associated Makefile renamed into Makefile.old. But they are now unsupported.

A top Makefile in a bench directory must looks like:

```
TK\_RTOP = ..
                BOOMOPT = -A
                BOOGOPT =
                LOONOPT =
              NSL2VHOPT = -vasy
          USE_CLOCKTREE = Yes
               USE_DEBUG = No
                   CORE = snx
               NETLISTS = cla16
                          inc16
                          reg4
                          type_dec
                          alu16\_model \
                          snx_model
include $(TK_RTOP)/etc/mk/alliance.mk
include $(TK_RTOP)/etc/mk/nsxlib.mk
include $(TK_RTOP)/etc/mk/synthesis-alliance.mk
include $(TK_RTOP)/etc/mk/pr-coriolis.mk
         lvx-chip_kite
lvx:
          druc-chip_kite
druc:
view:
          cgt-chip_kite
layout:
          chip_kite.ap
gds:
          chip_kite.gds
```

Where variables have the following meaning:

| Variable | Usage |
|---------------|--|
| TK_RTOP | Where the root of the benches is located, relative to the Makefile directory ([T]ool[K]it [R]elative [TOP]). |
| NETLISTS | The list of <i>netlists</i> that are requireds to perform the place and route stage. The files must we given <i>without</i> extension. According to the value of USE_SYNTHESIS they are user supplied or generated. In the later case, be aware that calling the clean target will remove the generated files. In certain contexts, the first item of NETLISTS will be considered as the chip's core. Note that the clean will remove all generated files. |
| USE_CLOCKTREE | Adds a clock-tree to the design (CORIOLIS). |
| USE_DEBUG | Activate debug support on cgt. |

Availables set of rules:

| Ruleset | Provided Support |
|-----------------------|---|
| alliance.mk | Setup environment and configuration, mandatory . |
| Libraries | |
| sxlib.mk | The ALLIANCE standard cell libraries (dummy techno) |
| nsxlib.mk | The MOSIS 180nm compatible port of ALLIANCE standard cell libraries. |
| Synthesis Alternative | es |
| synthesis-nsl.mk | Enable synthesis with nsl. |
| synthesis-alliand | eUses the Alliance tools for synthesis (boom, boog, loon). The files given in NETLISTS will be synthetised from the reference vhdl or nsl description (if this tool is available). |
| synthesis-yosys.m | item in NETLISTS, as a VERILOG (.v) file, will be synthetised. The resulting blif file will be subsquently translated into vst using blif2vst.py. |
| synthesis-disable | രി ക support for synthesis. The NETLISTS variable will still be used to remove the associated layout files. If you want to keep the layout (placement), do not setup this variable. |
| Place & Route | |
| pr-alliance.mk | Uses the old Alliance tools (ocp, nero, ring). |
| pr-coriolis.mk | Uses the Coriolis tools |

For **Libraries**, **Synthesis** and **Place & Route**, exactly one of the available ruleset must be present. With the execption of nsl which may or may not be present independently. Other set of rules:

| Ruleset | Provided Support | | | | | |
|------------------------------|--|--|--|--|--|--|
| Included through alliance.mk | | | | | | |
| os.mk | Setup environment according to the running OS. Mostly looks for 32 / 64 bits and if we need to use the devtoolset 2. | | | | | |
| users.mk | Setup top directories for the tools according the UNIX username. | | | | | |
| binaries.mk | Setup the absolute pathes to the various binaries of the tools. | | | | | |
| Technology Setup | | | | | | |
| cmos.mk | The Alliance fake technology | | | | | |
| mosis.mk | The Mosis 180nm technology. | | | | | |
| Cells Library Checker | | | | | | |
| check-library.mk | Rules to check a standart cell library. Perform a DRC , a formal proof and generate the <i>liberty</i> file .lib. | | | | | |

... continued on next page

| Ruleset | Provided Support |
|-------------------|--|
| check-generator.m | kRules to check a macro-block generator (RAM , |
| | ROM ,) |

CORIOLIS Configuration Files

Unlike Alliance which is entirely configured through environement variables or system-wide configuration file, Coriolis uses configuration files in the current directory. They are present for each bench:

- <cwd>/.coriolis2/techno.py: Select which symbolic and real technology to use.
- <cwd>/.coriolis2/settings.py: Override for any system configuration, except for the technology.

CORIOLIS and Clock Tree Generation

When Coriolis is used, it create a clock tree which modificate the original netlist. The new netlist, with a clock tree, has a postfix of _clocked.

Note



Trans-hierarchical Clock-Tree. As CORIOLIS do not flatten the designs it creates, not only the top-level netlist is modificated. All the sub-blocks connected to the master clock are also duplicateds, whith the relevant part of the clock-tree included.

RHEL6 and Clones

Under RHEL6 the developpement version of CORIOLIS needs the devtoolset-2. aliance.mk tries, based on uname to switch it on or off.

Yosys Auxiliary Script

As far as I understand, yosys do not allow it's scripts to be parametriseds. So, for each Verilog file that has to be synthetized, a simple script must be provided. Here is a basic example: snx.ys:

Benchmarks Special Notes

alliance-run

This benchmark comes mostly with it's own rules and do not uses the ones supplieds by rules.mk. It uses only the top-level configuration variables.

It a sligtly modified copy of the <code>alliance-run</code> found in the Alliance package (modification are all in the <code>Makefile</code>). It build an <code>AM2901</code>, but it is splitted in a control and an operative part (data-path). This is to also check the data-path features of <code>Alliance</code>.

And lastly, it provides a check for the CORIOLIS encapsulation of ALLIANCE through PYTHON wrappers. The support is still incomplete and should be used only by very experienced users. See the demo* rules.

Libraries Makefiles



Note

For those part to work, you need to get hitas & yagle: HiTas -- Static Timing Analyser

The bench/etc/mk/check-library.mk provides rules to perform the check of a library as a whole or cell by cell. To avoid too much clutter in the library directory, all the intermediate files generated by the verification tools are kept in a ./check/ subdirectory. Once a cell has been validated, a ./check/<cell>.ok is generated too prevent it to be checked again in subsequent run. If you want to force the recheck of the cell, do not forget to remove this file.

Checking Procedure

- DRC with druc.
- Formal proof between the layout and the behavioral description. This is a somewhat long chain of tools:
 - 1. cougar, extract the spice netlist (.spi).
 - 2. yagle, rebuild a behavioral description (.vhd) from the spice netlist.
 - 3. vasy, convert the .vhd into a .vbe (Alliance VHDL subset for behavioral descriptions).
 - 4. proof, perform the formal proof between the refence .vbe and the extracted one.

| Rule or File | Action |
|---------------------------|---|
| check-lib | Validate every cell of the library |
| clean-lib-tmp | Remove all intermediate files in the ./check subdirectory except for the *.ok ones. That is, cells validated will not be rechecked. |
| clean-lib | Remove all files in ./check, including *.ok |
| ./check/ <cell>.ok</cell> | Use this rule to perform the individual check of <cell>. If the cell is validated, a file of the same name will be created, preventing the cell to be checked again.</cell> |

Synopsys Liberty .lib Generation

The generation of the liberty file is only half-automated. hitas / yagle build the base file, then we manually perform the two modifications (see below).

The rule to call to generate the liberty file is: libname>-dot-lib where libname> is the name of the library. To avoid erasing the previous one (and presumably hand patched), this rule create a libname>.lib.new.

- Run the ./bin/cellsArea.py script which will setup the areas of the cells (in square um). Work on <libname>.lib.new.
- 2. For the synchronous flip-flop, add the functional description to their timing descriptions:

```
cell (sff1_x4) {
  pin (ck) {
    direction : input ;
```

```
clock : true ;
    /* Timing informations ... */
  pin (q) {
    direction : output ;
    function : "IQ" ;
    /* Timing informations ... */
  ff(IQ,IQN) {
   next_state : "i" ;
    clocked_on : "ck" ;
  }
cell (sff2_x4) {
 pin (ck) {
   direction : input ;
    clock : true ;
    /* Timing informations ... */
 pin (q) {
    direction : output ;
    function : "IQ" ;
    /* Timing informations ... */
  ff(IQ, IQN) {
    next_state : "(cmd * i1) + (cmd' * i0)";
    clocked_on : "ck" ;
  }
}
```



Note

The tristate cells **ts** and **nts** are not included in the .lib.

Helpers Scripts

TCL scripts for avt_shell related to cell validation and characterization, in ./benchs/bin, are:

- extractCell.tcl, read a spice file and generate a VHDL behavioral description (using yagle). This file needs to be processed further by vasy to become an Alliance behavioral file (vbe). It takes two arguments: the technology file and the cell spice file. Cell which name starts by sff will be treated as D flip-flop.
- buildLib.tcl, process all cells in a directory to buil a liberty file. Takes two arguments, the technology file and the name of the liberty file to generate. The collection of characterized cells will be determined by the .spi files found in the current directory.

Macro-Blocks Makefiles

The bench/etc/mk/check-generator.mk provides rules to perform the check of a macro block generator. As one library cell may be used to build multiple macro-blocks, one Makefile per macro must be provided. The *dot* extension of a Makefile is expected to be the name of the macro-block. Here is a small example for the register file generator, Makefile.block_rf2:

```
TK_RTOP = ../..
export MBK_CATA_LIB = $(TOOLKIT_CELLS_TOP)/nrf2lib
include $(TK_RTOP)/etc/mk/alliance.mk
```



Note

In the <code>check-gen</code> rule, the name of the block must match the dot extension of the <code>Makefile</code>, here: <code>block_rf2</code>.

Macro-block generators are parametrized. We uses a special naming convention to pass parameters names and values trough the rule name. To declare a parameter, add $_p_$, then the name of the parameter and it's value separated by a $_$.

| String in Rule Name | Call to the generator |
|---------------------|-----------------------|
| _p_b_16_p_w_32 | -b 16 -w 32 |

When multiple flavor of a generator could be built upon the same cell library, one Makefile per flavor is provided. To run them all at once, a makeAll.sh script is also available.

The check-gen rule only perform a DRC and a LVS to check that their router as correctly connected the cells of a macro-block. It doesn't perform any functional verification.

To perform a functional abstraction with yagle you may use the following command:

```
eqo@home:nrf2lib> make -f Makefile.block_rf2 block_rf2_b_4_p_w_6_kite.vhd
```

Even if the resulting VHDL cannot be used it is always good to look in the report file block_rf2_b_4_p_w_6_kit for any error or warning, particularly any disconnected transistor.

Calling the Generator

A script ./check/generator.py must be written in order to call the generator in standalone mode. This script is quite straigthforward, what changes between generators is the command line options and the stratus.buildModel() call.

After the generator call, we get a netlist and placement, but it is not finished until it is routed with the CORIOLIS router.



Note

Currently all macro-block generators are part of the $\mathsf{STRATUS}$ netlist capture language tool from $\mathsf{CORIOLIS}$.

Scaling the Cell Library

This operation has to be done once, when the cell library is initially ported. The result is put in the git repository, so there's no need to run it again on a provided library.

The script is ./check/scaleCell.py. It is very sensitive on the way the library pathes are set in .coriolis2/settings.py. It must have the target cell library setup as the WORKING_LIBRARY and the source cell library in the SYSTEM_LIBRARY. The technology must be set to the target one. And, of course, the script must be run the directory where .coriolis2/ is located.

The heart of the script is the <code>scaleCell()</code> function, which work on the original cell in variable <code>sourceCell()</code> (argument) and <code>scaledCell()</code>, the converted one. Although the script is configured to use the *scaled* technology, this do not affect the values of the coordinates of the cells we read, whatever their origin. This means that when we read the <code>sourceCell()</code>, the coordinates of it's components keeps the value they have under <code>SxLib</code>. It is when we duplicate

them into the scaledCell that we perform the scaling (i.e. multiply by two) and do whatever adjustments we need. So when we have an adjustment to do on a specific segment, say slingtly shift a NDIF, the coordinates must be expressed as in SxLib (once more: *before* scaling).



Note

There is a safety in ./check/scaleCell.py, it will not run until the target library has not been emptied of it's cells.

The script contains a <code>getDeltas()</code> function which provide a table on how to resize some layers (width and extension).

As the scaling operations is very specific to each macro-block, this script is *not* shared, but customized for each one.

Tools & Scripts

One script to run them all: go.sh

To call all the bench's Makefile sequentially and execute one or more rules on each, the small script utility go.sh is available. Here are some examples:

```
dummy@lepka:bench$ ./bin/go.sh clean
dummy@lepka:bench$ ./bin/go.sh lvx
```

Command Line cgt: doChip.py

As a alternative to cgt, the small helper script doChip.py allows to perform all the P&R tasks, on an stand-alone block or a whole chip.

Blif Netlist Converter

The blif2vst.py script convert a .blif netlist into an ALLIANCE one (vst). This is a very straightforward encapsulation of CORIOLIS. It could have been included in doChip.py, but then the make rules would have been much more complicateds.

Pad Layout Converter px2mpx.py

The px2mpx.py script convert pad layout from the pxlib (ALLIANCE dummy technology) into mpxlib (MOSIS compliant symbolic technology).


Basically it multiplies all the coordinate by two as the source technology is 1μ type and the target one a 2μ . In addition it performs some adjustement on the wire extension and minimal width and the blockage sizes.

As it is a one time script, it is heavily hardwired, so before using it do not forget to edit it to suit your needs.

The whole conversion process is quite tricky as we are cheating with the normal use of the software. The steps are as follow:

- 1. Using the Alliance dummy technology and in an empty directory, run the script. The layouts of the converted pads ($\star_mpx.ap$) will be created.
- 2. In a second directory, this time configured for the MoSIS technology (see .coriolis2_techno.conf) copy the converted layouts. In addition to the layouts, this directory must also contain the behavioral description of the pads (.vbe). Otherwise, you will not be able to see the proper layout.
- 3. When you are satisfied with the new layout of the pads, you can copy them back in the official pad cell library.

Note





Conversely, when saving a cell, the directory it was loaded from is kept, so that the cell will be overwritten, and not duplicated in the working directory as it was in ALLIANCE.

This explains why the behavioral view of the pad is needed in the directory the layouts are put into. Otherwise you would only see the pads of the system library (if any).

CADENCE Support

To perform comparisons with CADENCE EDI tools (i.e. encounter NANOROUTE), some benchmarks have a sub-directory encounter holding all the necessary files. Here is an example for the design named <fpga>.

| encounter directory | |
|---------------------|---|
| File Name | Contents |
| fpga_export.lef | Technology & standard cells for the design |
| fpga_export.def | The design itself, flattened to the standard cells. |
| fpga_nano.def | The placed and routed result. |
| fpga.tcl | The TCL script to be run by encounter |

The LEF/DEF file exported or imported by Coriolis are *not* true physical files. They are pseudoreal, in the sense that all the dimensions are directly taken from the symbolic with the simple rule 1 lambda = 1 micron.

Note



LEF/DEF files: Coriolis is able to import/export in those formats only if it has been compiled against the S₁₂ relevant libraries that are subjects to specific license agreements. So in case we don't have access to thoses we supplies the generated LEF/DEF files.

The encounter directory contains the LEF/DEF files and the TCL script to be run by encounter:

```
ego@home:encounter> . ../../etc/EDI1324.sh
ego@home:encounter> encounter -init ./fpga.tcl
```

Example of TCL script for encounter:

```
set_global _enable_mmmc_by_default_flow $CTE::mmmc_default
suppressMessage ENCEXT-2799
win
loadLefFile fpga_export.lef
loadDefFile fpga_export.def
floorPlan -site core -r 0.998676319592 0.95 0.0 0.0 0.0 0.0
getIoFlowFlag
fit
setDrawView place
```

```
setPlaceMode -fp false
placeDesign
generateTracks
generateVias
setNanoRouteMode -quiet -drouteFixAntenna 0
setNanoRouteMode -quiet -drouteStartIteration 0
setNanoRouteMode -quiet -routeTopRoutingLayer 5
setNanoRouteMode -quiet -routeBottomRoutingLayer 2
setNanoRouteMode -quiet -drouteEndIteration 0
setNanoRouteMode -quiet -drouteEndIteration 0
setNanoRouteMode -quiet -routeWithTimingDriven false
setNanoRouteMode -quiet -routeWithSiDriven false
routeDesign -globalDetail
global dbgLefDefOutVersion
set dbgLefDefOutVersion 5.7
defOut -floorplan -netlist -routing fpga_nano.def
```

Technologies

We provides configuration files for the publicly available MOSIS technology SCN6M_DEEP.

- ./bench/etc/scn6m_deep_09.rds, RDS rules for symbolic to real transformation.
- ./bench/etc/scn6m_deep.hsp, transistor spice models for yagle.

References:

- MOSIS Scalable CMOS (SCMOS)
- MOSIS Wafer Acceptance Tests

Technical informations:

MOSIS WAFER ACCEPTANCE TESTS

RUN: T92Y (MM_NON-EPI_THK-MTL) VENDOR: TSMC

TECHNOLOGY: SCN018 FEATURE SIZE: 0.18 microns

Run type: DED

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar ${\cal P}$

measurements on a selected wafer are also attached.

COMMENTS: DSCN6M018_TSMC

| TRANSISTOR | PARAMETERS | W/L | N-CHANNEL | P-CHANNEL | UNITS |
|------------|------------|-----------|-----------|-----------|----------|
| MINIMUM | | 0.27/0.18 | | | |
| Vth | | | 0.50 | -0.49 | volts |
| SHORT | | 20.0/0.18 | | | |
| Idss | | | 572 | -276 | uA/um |
| Vth | | | 0.52 | -0.49 | volts |
| Vpt | | | 4.7 | -5.2 | volts |
| WIDE | | 20.0/0.18 | | | |
| Ids0 | | | 20.8 | -15.2 | pA/um |
| LARGE | | 50/50 | | | |
| Vth | | | 0.42 | -0.41 | volts |
| Vjbkd | | | 3.7 | -4.4 | volts |
| Ijlk | | | <50. | .0 < | 50.0 pA |
| K' (Uo*Cox | (2) | | 171.0 | -37.0 | uA/V^2 |
| Low-field | Mobility | | 406.07 | 87.86 | cm^2/V*s |

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameters XL and XW in your SPICE model card.

| in your SP | ICE mo | del car | d. | | | | | | | |
|--|--------|-------------|--------|----------|---------------------|------|------------|----------|--|--|
| | Desi | gn Tech | inolog | У | | XL (| um) XW | (um) | | |
| | SCN6 | M_DEEP | | da=0.09) | | 0.0 | | | | |
| | | | _ | ick oxid | | 0.0 | | 0.01 | | |
| | SCN6 | M_SUBM | (lamb | da=0.10 | -0.0 | 2 0 | .00 | | | |
| | | thick oxide | | | | -0.0 | -0.02 0.00 | | | |
| FOX TRANSISTORS Vth | | ATE oly | | | ?+ACTIVE < | | olts | | | |
| PROCESS PARAMETERS | N+ | P+ | POLY | N+BLK | PLY+BLK | M1 | M2 | UNITS | | |
| Sheet Resistance | 7.0 | 8.1 | 8.3 | 59.5 | 306.6 | 0.08 | 0.08 | ohms/sq | | |
| Contact Resistance | 8.3 | 8.8 | 8.1 | | | | 4.83 | ohms | | |
| Gate Oxide Thickness | 41 | | | | | | | angstrom | | |
| PROCESS PARAMETERS Sheet Resistance Contact Resistance | 0.08 | _ | | 0.08 | M5 0.07 21.50 | 0.01 | 951 | | | |

COMMENTS: BLK is silicide block.

| CAPACITANCE PARAMETERS Area (substrate) | N+ 969 | P+ 1234 | POLY 101 | | M2 14 | M3 9 | M4 7 | M5 5 | M6 4 | R_W | D_N_W 129 | M5P | UNITS aF/um^2 |
|---|-----------|------------|--------------|-----|--------------|----------|--------------|---------|---------|-----|--------------|------|--------------------|
| Area (N+active) Area (P+active) | | | 8517 8275 | 53 | 20 | 14 | 11 | 9 | 8 | | | | aF/um^2 aF/um^2 |
| Area (poly) Area (metal1) | | | | 64 | 17 35 | 10 14 | 7 9 | 5 6 | 4 5 | | | | aF/um^2 aF/um^2 |
| Area (metal2) | | | | | 55 | | 14 | 9 | 6 | | | | aF/um^2 |
| Area (metal3) | | | | | | | 37 | 14 | 9 | | | | aF/um^2 |
| Area (metal4) | | | | | | | | 36 | 14 | | | | aF/um^2 |
| Area (metal5) | | | | | | | | | 35 | | | 1039 | aF/um^2 |
| Area (r well) | 953 | | | | | | | | | | | | aF/um^2 |
| Area (d well) | | | | | | | | | | 562 | | | aF/um^2 |
| Area (no well) | 140 | 000 | | - 0 | 0.6 | 0.0 | | 0.1 | | | | | aF/um^2 |
| Fringe (substrate) | 196 | 229 | | | | 29 29 | | | | | | | aF/um aF/um |
| Fringe (poly) Fringe (metal1) | | | | 00 | | 34 | 23 | | 20 | | | | ar/um aF/um |
| Fringe (metall) | | | | | 49 | | 35 | | | | | | aF/um |
| Fringe (metal3) | | | | | | 10 | | 34 | | | | | aF/um |
| Fringe (metal4) | | | | | | | | | 43 | | | | aF/um |
| Fringe (metal5) | | | | | | | | | 66 | | | | aF/um |
| CIRCUIT PARAMETERS | | | | | | Ţ | JNI | ΓS | | | | | |
| Inverters | | ř | | | | | | | | | | | |
| Vinv | | 1. | | | 0.74 | | volt | | | | | | |
| Vinv | | 1. | | | 0.79 | | volt | | | | | | |
| Vol (100 uA) | | 2. | | | 0.08 | | volt | - | | | | | |
| Voh (100 uA) Vinv | | 2. 2. | | | 1.62 0.83 | | volt volt | | | | | | |
| VINV Gain | | 2. | | | 1.6° | | /OI(| S | | | | | |
| Ring Oscillator Freq. | | ۷. | . 0 | ۷- | 1.0 | , | | | | | | | |
| D1024_THK (31-stq, 3.3 | 3V) | | | 302 | 2.91 | 1 1 | ИНz | | | | | | |
| DIV1024 (31-stg,1.8V) | | | | | 7.13 | | ИНz | | | | | | |
| Ring Oscillator Power | | | | | | | | | | | | | |
| D1024_THK (31-stg,3.3 | 3V) | | | (| 0.0 | 7 ι | I/WL | 4Ηz, | /gat | te | | | |
| DIV1024 (31-stg,1.8V) |) | | | (| 0.02 | 2 ι | ıW/N | MHz, | /gat | e | | | |
| | | | | | | | | | | | | | |

COMMENTS: DEEP_SUBMICRON