ALLIANCE & CORIOLIS Checker Toolkit

Contents

ALLIANCE & CORIOLIS Checker Toolkit																								1	ı
Toolkit Purpose																								1	ı
Toolkit Contents																									ı
Benchmark Makefiles)
CORIOLIS Configuration Files																									;
CORIOLIS and Clock Tree Generation																									,
RHEL6 and Clones																									,
Yosys Auxiliary Script																									
Benchmarks Special Notes																									
alliance-run																									
Libraries Makefiles																									;
Checking Procedure																									;
Synopsys Liberty .lib Generation																									;
Helpers Scripts																									,
Macro-Blocks Makefiles																								7	
Calling the Generator																									
Scaling the Cell Library																									
Tools & Scripts																									
One script to run them all: go.sh.																									
Command Line cgt: doChip.py .	•	•	•	•	•	 •	•	•	•	•	•	•	•	•	•	•	•	 •	•	•	•	•	•	8	
Blif Netlist Converter																									
Pad Layout Converter px2mpx.py.																									1
CADENCE Support																									
Technologies																									
1001110106100	•	•	•	•	•	 •	•	•	•	•		•	•	•	•	•	•	 •	•	•	•	•			,

Toolkit Purpose

This toolkit has been created to allow developpers to share through \mathtt{git} a set of benchmarks to validate their changes in Alliance & Coriolis before committing and pushing them in their central repositories. A change will be considered as validated when all the developpers can run successfully all the benchs in their respective environments.

As a consequence, this repository is likely to be *very* unstable and the commits not well documenteds as they will be quick corrections made by the developpers.

Toolkit Contents

The toolkit provides:

• Eleven benchmark designs:

Design	Technology	Cell Libraries
adder	MOSIS	nsxlib, mpxlib, msplib
AM2901 (standard cells)	Alliance dummy	sxlib,pxlib
AM2901 (datapath)	Alliance dummy	sxlib, dp_sxlib, pxlib
alliance-run (AM2901)	Alliance dummy	sxlib, dp_sxlib, padlib
CPU	MOSIS	nsxlib, mpxlib, msplib
SNX	MOSIS	nsxlib, mpxlib, msplib
MIPS (microprogrammed)	Alliance dummy	sxlib, dp_sxlib, rf2lib

... continued on next page

Design	Technology	Cell Libraries				
мірѕ (pipeline)	Alliance dummy	sxlib, dp_sxlib, rf2lib				
мірѕ (pipeline+chip)	ALLIANCE dummy	sxlib, dp_sxlib, rf2lib, pxlib				
FPGA (Moc4x4_L4C12)	ALLIANCE dummy	sxlib				
ISPD 05 (bigblue1)	Aucune	Genérée à la volée.				

• Three cell libraries.

All thoses libraries are for use with the Mosis technology. We provides them as part of the toolkit as we are still in the process of validating that technology, and we may have to perform quick fixes on them. The design are configured to use them instead of those supplied by the Alliance installation.

- nsxlib: Standard Cell library.
- mpxlib: Pad library, compliant with CORIOLIS.
- msplib: Pad library, compliant with ALLIANCE / ring. Cells in this library are wrappers around their counterpart in mpxlib, they provides an outer layout shell that is usable by ring.
- The RDS file for the MOSIS technology scn6m_deep_09.rds, for the same reason as the cell libraries.
- Miscellenous helper scripts.

Benchmark Makefiles

A benchmark Makefile built by assembling sets of rules, which are located in bench/etc/mk/<RULES>.mk and a setting up variables USE <FEATURE>.

The Makefile provides some or all of the following targets. If the place and route stage of a bench can be done by both CORIOLIS and ALLIANCE an alliance/ subdirectory will be present.

	layout	The complete symbolic layout of the design (P&R).
	gds	Generate the real layout (GDSII)
	druc	Symbolic layout checking
CORIOLIS	lvx	Perform LVS.
CORIOLIS	graal	Launch graal in the Makefile's environement
	dreal	Launch dreal in the Makefile 's environement, and
		load the gds file of the design.
	view	Launch cgt and load the design (chip)
	cgt	Launch cgt in the Makefile's environement



Note

The previous monolitic bench/etc/rules.mk as been kept in the tree, and it's associated Makefile renamed into Makefile.old. But they are now unsupported.

A top Makefile in a bench directory must looks like:

```
TK\_RTOP = ..
                 BOOMOPT = -A
                 BOOGOPT =
                 LOONOPT =
               NSL2VHOPT = -vasy
           USE\_CLOCKTREE = Yes
               USE_DEBUG = No
                    CORE = snx
                NETLISTS = cla16
                           inc16
                           reg4
                           type_dec
                           alu16_model \
                           snx model
include $(TK_RTOP)/etc/mk/alliance.mk
include $(TK_RTOP)/etc/mk/nsxlib.mk
include $(TK_RTOP)/etc/mk/synthesis-alliance.mk
include $(TK_RTOP)/etc/mk/pr-coriolis.mk
lvx:
          lvx-chip_kite
          druc-chip_kite
druc:
view:
          cgt-chip_kite
layout:
           chip_kite.ap
```

Where variables have the following meaning:

chip_kite.gds

gds:

Variable	Usage
TK_RTOP	Where the root of the benches is located, relative to the Makefile directory ([T]ool[K]it [R]elative [TOP]).
NETLISTS	The list of <i>netlists</i> that are requireds to perform the place and route stage. The files must we given <i>without</i> extension. According to the value of USE_SYNTHESIS they are user supplied or generated. In the later case, be aware that calling the clean target will remove the generated files. In certain contexts, the first item of NETLISTS will be considered as the chip's core. Note that the clean will remove all generated files.
USE_CLOCKTREE	Adds a clock-tree to the design (CORIOLIS).
USE_DEBUG	Activate debug support on cgt.

Availables set of rules:

Ruleset	Provided Support
alliance.mk	Setup environment and configuration, mandatory .
Libraries	
sxlib.mk	The ALLIANCE standard cell libraries (dummy techno)
nsxlib.mk	The MOSIS 180nm compatible port of ALLIANCE standard cell libraries.
Synthesis Alternatives	
synthesis-nsl.mk	Enable synthesis with nsl.
synthesis-alliance.mk	Uses the Alliance tools for synthesis (boom, boog, loon). The files given in NETLISTS will be synthetised from the reference wholl or nsl description (if this tool is available).
synthesis-yosys.mk	Uses yosys for synthesis. Only the first item in NETLISTS, as a VERILOG (.v) file, will be synthetised. The resulting blif file will be subsquently translated into vst using blif2vst.py.
synthesis-disabled.mk	No support for synthesis. The NETLISTS variable will still be used to remove the associated layout files. If you want to keep the layout (placement), do not setup this variable.
Place & Route	
pr-alliance.mk	Uses the old Alliance tools (ocp, nero, ring).
pr-coriolis.mk	Uses the Coriolis tools

For **Libraries**, **Synthesis** and **Place & Route**, exactly one of the available ruleset must be present. With the execption of nsl which may or may not be present independently. Other set of rules:

Ruleset Provided Support						
Included through alliance	.mk					
os.mk	Setup environment according to the running OS. Mostly looks for 32 / 64 bits and if we need to use the devtoolset 2.					
users.mk	Setup top directories for the tools according the UNIX username.					
binaries.mk	Setup the absolute pathes to the various binaries of the tools.					
Technology Setup						
cmos.mk	The Alliance fake technology					
mosis.mk	The Mosis 180nm technology.					
Cells Library Checker						
check-library.mk	Rules to check a standart cell library. Perform a DRC, a formal proof and generate the <i>liberty</i> file .lib.					
check-generator.mk	Rules to check a macro-block generator (RAM, ROM,)					

CORIOLIS Configuration Files

Unlike Alliance which is entirely configured through environement variables or system-wide configuration file, Coriolis uses configuration files in the current directory. They are present for each bench:

- <cwd>/.coriolis2/techno.py: Select which symbolic and real technology to use.
- <cwd>/.coriolis2/settings.py: Override for any system configuration, except for the technology.

CORIOLIS and Clock Tree Generation

When Coriolis is used, it create a clock tree which modificate the original netlist. The new netlist, with a clock tree, has a postfix of _clocked.

Note



Trans-hierarchical Clock-Tree. As CORIOLIS do not flatten the designs it creates, not only the top-level netlist is modificated. All the sub-blocks connected to the master clock are also duplicateds, whith the relevant part of the clock-tree included.

RHEL6 and Clones

Under RHEL6 the developpement version of CORIOLIS needs the devtoolset-2. aliance.mk tries, based on uname to switch it on or off.

Yosys Auxiliary Script

As far as I understand, yosys do not allow it's scripts to be parametriseds. So, for each VER-ILOG file that has to be synthetized, a simple script must be provided. Here is a basic example: snx.ys:

Benchmarks Special Notes

alliance-run

This benchmark comes mostly with it's own rules and do not uses the ones supplieds by rules.mk. It uses only the top-level configuration variables.

It a sligtly modified copy of the alliance-run found in the Alliance package (modification are all in the Makefile). It build an AM2901, but it is splitted in a control and an operative part (data-path). This is to also check the data-path features of Alliance.

And lastly, it provides a check for the CORIOLIS encapsulation of ALLIANCE through PYTHON wrappers. The support is still incomplete and should be used only by very experienced users. See the demo* rules.

Libraries Makefiles



Note

For those part to work, you need to get hitas & yagle: HiTas -- Static Timing Analyser

The bench/etc/mk/check-library.mk provides rules to perform the check of a library as a whole or cell by cell. To avoid too much clutter in the library directory, all the intermediate files generated by the verification tools are kept in a ./check/ subdirectory. Once a cell has been validated, a ./check/<cell>.ok is generated too prevent it to be checked again in subsequent run. If you want to force the recheck of the cell, do not forget to remove this file.

Checking Procedure

- DRC with druc.
- Formal proof between the layout and the behavioral description. This is a somewhat long chain of tools:
 - 1. cougar, extract the spice netlist (.spi).
 - 2. yagle, rebuild a behavioral description (.vhd) from the spice netlist.
 - 3. vasy, convert the .vhd into a .vbe (Alliance VHDL subset for behavioral descriptions).
 - 4. proof, perform the formal proof between the refence .vbe and the extracted one.

Rule or File	Action
check-lib	Validate every cell of the library
clean-lib-tmp	Remove all intermediate files in the ./check subdirectory except for the $*.ok$ ones. That is, cells validated will not be rechecked.
clean-lib	Remove all files in ./check, including *.ok
./check/ <cell>.ok</cell>	Use this rule to perform the individual check of <cell>. If the cell is validated, a file of the same name will be created, preventing the cell to be checked again.</cell>

Synopsys Liberty .lib Generation

The generation of the liberty file is only half-automated. hitas / yagle build the base file, then we manually perform the two modifications (see below).

The rule to call to generate the liberty file is: libname>-dot-lib where libname> is the name of the library. To avoid erasing the previous one (and presumably hand patched), this rule create a libname>.lib.new.

- Run the ./bin/cellsArea.py script which will setup the areas of the cells (in square um). Work on <libname>.lib.new.
- 2. For the synchronous flip-flop, add the functional description to their timing descriptions:

```
cell (sff1_x4) {
  pin (ck) {
    direction : input ;
    clock : true ;
    /* Timing informations ... */
}
```

```
pin (q) {
    direction : output ;
    function : "IQ";
    /* Timing informations ... */
  ff(IQ, IQN) {
    next_state : "i" ;
    clocked_on : "ck" ;
  }
}
cell (sff2_x4) {
  pin (ck) {
    direction : input ;
    clock : true ;
    /* Timing informations ... */
  pin (q) {
    direction : output ;
    function : "IQ" ;
    /* Timing informations ... */
  ff(IQ, IQN) {
    next state: "(cmd * i1) + (cmd' * i0)";
    clocked on : "ck" ;
  }
}
```



Note

The tristate cells **ts**_ and **nts**_ are not included in the .lib.

Helpers Scripts

TCL scripts for avt_shell related to cell validation and characterization, in ./benchs/bin, are:

- extractCell.tcl, read a spice file and generate a VHDL behavioral description (using yagle). This file needs to be processed further by vasy to become an Alliance behavioral file (vbe). It takes two arguments: the technology file and the cell spice file. Cell which name starts by sff will be treated as D flip-flop.
- buildLib.tcl, process all cells in a directory to buil a liberty file. Takes two arguments, the technology file and the name of the liberty file to generate. The collection of characterized cells will be determined by the .spi files found in the current directory.

Macro-Blocks Makefiles

The bench/etc/mk/check-generator.mk provides rules to perform the check of a macro block generator. Here is a small example for the RAM generator:

```
TK_RTOP = ../..
export MBK_CATA_LIB = $(TOOLKIT_CELLS_TOP)/nramlib

include $(TK_RTOP)/etc/mk/alliance.mk
include $(TK_RTOP)/etc/mk/mosis.mk
include $(TK_RTOP)/etc/mk/check-generator.mk
```

Macro-block generators are parametrized. We uses a special naming convention to pass parameters names and values trough the rule name. To declare a parameter, add $_p_$, then the name of the parameter and it's value separated by a $_$.

String in Rule Name	Call to the generator
_p_b_16_p_w_32	-b 16 -w 32

Calling the Generator

A script ./check/generator.py must be written in order to call the generator in standalone mode. This script is quite straigthforward, what changes between generators is the command line options and the stratus.buildModel() call.

After the generator call, we get a netlist and placement, but it is not finished until it is routed with the CORIOLIS router.



Note

Currently all macro-block generators are part of the STRATUS netlist capture language tool from CORIOLIS.

Scaling the Cell Library

This operation has to be done once, when the cell library is initially ported. The result is put in the git repository, so there's no need to run it again on a provided library.

The script is ./check/scaleCell.py. It is very sensitive on the way the library pathes are set in .coriolis2/settings.py. It must have the target cell library setup as the WORKING_LIBRARY and the source cell library in the SYSTEM_LIBRARY. The technology must be set to the target one.



Note

There is a failsafe in ./check/scaleCell.py, it will not run until the target library has not been emptied of it's cells.

The script contains a <code>getDeltas()</code> function which provide a table on how to resize some layers (width and extension).

As the scaling operations is very specific to each macro-block, this script is *not* shared, but customized for each one.

Tools & Scripts

One script to run them all: go.sh

To call all the bench's Makefile sequentially and execute one or more rules on each, the small script utility go.sh is available. Here are some examples:

```
dummy@lepka:bench$ ./bin/go.sh clean
dummy@lepka:bench$ ./bin/go.sh lvx
```

Command Line cgt: doChip.py

As a alternative to cgt, the small helper script doChip.py allows to perform all the P&R tasks, on an stand-alone block or a whole chip.

Blif Netlist Converter

The blif2vst.py script convert a .blif netlist into an ALLIANCE one (vst). This is a very straightforward encapsulation of CORIOLIS. It could have been included in doChip.py, but then the make rules would have been much more complicateds.

Pad Layout Converter px2mpx.py

The px2mpx.py script convert pad layout from the pxlib (ALLIANCE dummy technology) into mpxlib (MOSIS compliant symbolic technology).

Basically it multiplies all the coordinate by two as the source technology is 1μ type and the target one a 2μ . In addition it performs some adjustement on the wire extension and minimal width and the blockage sizes.

As it is a one time script, it is heavily hardwired, so before using it do not forget to edit it to suit your needs.

The whole conversion process is quite tricky as we are cheating with the normal use of the software. The steps are as follow:

- 1. Using the Alliance dummy technology and in an empty directory, run the script. The layouts of the converted pads (*_mpx.ap) will be created.
- 2. In a second directory, this time configured for the Mosis technology (see .coriolis2_techno.conf) copy the converted layouts. In addition to the layouts, this directory **must also contain** the behavioral description of the pads (.vbe). Otherwise, you will not be able to see the proper layout.
- 3. When you are satisfied with the new layout of the pads, you can copy them back in the official pad cell library.

Note

How Coriolis Load Cells. Unlike in ALLIANCE, CORIOLIS maintain a much tighter relationship between physical and logical (structural or behavioral) views. The loading process of a cell try *first* to load the logical view, and if found, keep tab of the directory it was in. *Second* it tries to load the physical view from the same directory the logical view was in. If no logical view is found, only the physical is loaded.



Conversely, when saving a cell, the directory it was loaded from is kept, so that the cell will be overwritten, and not duplicated in the working directory as it was in ALLIANCE.

This explains why the behavioral view of the pad is needed in the directory the layouts are put into. Otherwise you would only see the pads of the system library (if any).

CADENCE Support

To perform comparisons with CADENCE EDI tools (i.e. encounter NANOROUTE), some benchmarks have a sub-directory encounter holding all the necessary files. Here is an example for the design named <fpqa>.

encounter directory	
File Name	Contents
fpga_export.lef	Technology & standard cells for the design
fpga_export.def	The design itself, flattened to the standard cells.
fpga_nano.def	The placed and routed result.
fpga.tcl	The TCL script to be run by encounter

The LEF/DEF file exported or imported by Coriolis are *not* true physical files. They are pseudoreal, in the sense that all the dimensions are directly taken from the symbolic with the simple rule 1 lambda = 1 micron.

Note



LEF/DEF files: Coriolis is able to import/export in those formats only if it has been compiled against the SI2 relevant libraries that are subjects to specific license agreements. So in case we don't have access to thoses we supplies the generated LEF/DEF files.

The encounter directory contains the LEF/DEF files and the TCL script to be run by encounter:

```
ego@home:encounter> . ../../etc/EDI1324.sh
ego@home:encounter> encounter -init ./fpga.tcl
```

Example of TCL script for encounter:

```
set_global _enable_mmmc_by_default_flow
                                        $CTE::mmmc default
suppressMessage ENCEXT-2799
win
loadLefFile fpga_export.lef
loadDefFile fpga export.def
floorPlan -site core -r 0.998676319592 0.95 0.0 0.0 0.0 0.0
getIoFlowFlag
fit
setDrawView place
setPlaceMode -fp false
placeDesign
generateTracks
generateVias
setNanoRouteMode -quiet -drouteFixAntenna 0
setNanoRouteMode -quiet -drouteStartIteration 0
setNanoRouteMode -quiet -routeTopRoutingLayer 5
setNanoRouteMode -quiet -routeBottomRoutingLayer 2
setNanoRouteMode -quiet -drouteEndIteration 0
setNanoRouteMode -quiet -routeWithTimingDriven false
setNanoRouteMode -quiet -routeWithSiDriven false
routeDesign -globalDetail
global dbgLefDefOutVersion
set dbgLefDefOutVersion 5.7
defOut -floorplan -netlist -routing fpga_nano.def
```

Technologies

We provides configuration files for the publicly available MOSIS technology SCN6M_DEEP.

- ./bench/etc/scn6m_deep_09.rds, RDS rules for symbolic to real transformation.
- ./bench/etc/scn6m_deep.hsp, transistor spice models for yagle.

References:

- MOSIS Scalable CMOS (SCMOS)
- MOSIS Wafer Acceptance Tests

Technical informations:

MOSIS WAFER ACCEPTANCE TESTS

RUN: T92Y (MM_NON-EPI_THK-MTL) VENDOR: TSMC

TECHNOLOGY: SCN018 FEATURE SIZE: 0.18 microns

Run type: DED

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: DSCN6M018_TSMC

TRANSISTOR PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM Vth	0.27/0.18	0.50	-0.49	volts
SHORT Idss Vth Vpt	20.0/0.18	572	-276 -0.49 -5.2	volts
WIDE Ids0	20.0/0.18	20.8		pA/um
LARGE Vth Vjbkd Ijlk	50/50		-0.41 -4.4 .0 <	
K' (Uo*Cox/2) Low-field Mobility		171.0 406.07	-37.0 87.86	•

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameters XL and XW in your SPICE model card.

in your SPICE model card.										
	Design	n Tech	nology			XL (ur	m) XW 	(um)		
	SCN6M_	_DEEP	•	a=0.09)		0.00		-0.01		
	SCN6M	SIIBM	_	ck oxid a=0.10)	е	0.00		.01		
	SCNON_	_50DM	•	ck oxid	е	-0.02		0.00		
FOX TRANSISTORS Vth	GAT Pol		_		+ACTIVE (< ; -6	JNITS 5.6 voi	lts			
PROCESS PARAMETERS Sheet Resistance Contact Resistance	N+ 7.0 8.3		POLY 8.3 8.1	N+BLK 59.5	PLY+BLK 306.6	M1 0.08	M2 0.08 4.83	UNITS ohms/sq ohms		

Gate Oxide Thickness 41

COMMENTS: DEEP_SUBMICRON

angstrom

PROCESS PARAMETERS Sheet Resistance Contact Resistance	M3 0.08 9.74	POLY_HRI		M4 0.08 15.36			M5 0.07 21.50			M6 N_W 0.01 951 23.45			UNITS ohms/sq ohms	
COMMENTS: BLK is silicide block.														
CAPACITANCE PARAMETERS Area (substrate) Area (N+active) Area (P+active) Area (metal1) Area (metal2) Area (metal3) Area (metal4) Area (metal5) Area (r well) Area (d well) Area (no well) Fringe (substrate) Fringe (poly) Fringe (metal1) Fringe (metal2)		P+ 1234		34 53 64 53	14 20 17 35	9 14 10 14 36 29 29 34	7 11 7 9 14 37	5 9 5 6 9 14 36 21 19 22	4 8 4 5 6 9 14 35	R_W 562	D_N_W 129	M5P	N_W 130	UNI aF/ aF/ aF/ aF/ aF/ aF/ aF/ aF/
Fringe (metal2) Fringe (metal4) Fringe (metal5)						10		34						aF/ aF/ aF/
CIRCUIT PARAMETERS		1	7			Ī	UNI	ΓS						
Inverters Vinv Vinv Vol (100 uA) Voh (100 uA) Vinv Gain Ring Oscillator Freq. D1024_THK (31-stg,3.3V) DIV1024 (31-stg,1.8V) Ring Oscillator Power D1024_THK (31-stg,3.3V) DIV1024 (31-stg,1.8V)		K 1.0 1.5 2.0 2.0 2.0 2.0		1.62 0.83 -24.67 302.91 377.13		9 , 3 , 2 , 3								
						MHz MHz uW/MHz/gate uW/MHz/gate								