

ALLIANCE & CORIOLIS Checker Toolkit

Contents

Alliance & Coriolis Checker Toolkit	1
Toolkit Purpose	1
Toolkit Contents	1
Benchmark Makefiles	2
Coriolis Configuration Files	2
Coriolis and Clock Tree Generation	3
rhel6 and Clones	3
Benchmarks Special Notes	3
alliance-run	3

Toolkit Purpose

This toolkit has been created to allow developpers to share through `git` a set of benchmarks to validate their changes in ALLIANCE & CORIOLIS before committing and pushing them in their central repositories. A change will be considered as validated when all the developpers can run successfully all the benches in their respective environments.

As a consequence, this repository is likely to be *very* unstable and the commits not well documented as they will be quick corrections made by the developpers.

Toolkit Contents

The toolkit provides:

- Three benchmark designs:

Design	Technology	Cell Libraries
adder	MOSIS	msxlib, mpxlib, msplib
AM2901	ALLIANCE dummy	sxlib, pxlib
alliance-run (AM2901)	ALLIANCE dummy	sxlib, dp_sxlib, padlib
SNX	MOSIS	msxlib, mpxlib, msplib

- Three cell libraries.

All thoses libraries are for use with the MOSIS technology. We provides them as part of the toolkit as we are still in the process of validating that technology, and we may have to perform quick fixes on them. The design are configured to use them instead of those supplied by the ALLIANCE installation.

- `msxlib` : Standard Cell library.
- `mpxlib` : Pad library, compliant with CORIOLIS.
- `msplib` : Pad library, compliant with ALLIANCE / `ring`. Cells in this library are *wrappers* around their counterpart in `mpxlib`, they provides an outer layout shell that is usable by `ring`.
- The RDS file for the MOSIS technology `scn6m_deep_09.rds`, for the same reason as the cell libraries.
- Miscellenous helper scripts.

Benchmark Makefiles

The main body of the Makefile has been put into `benchs/etc/rules.mk`.

It provides the following targets:

ALLIANCE	<code>core.ap</code>	The placement of the design's core
	<code>\$(CHIP)_alc.ap</code>	The complete layout of the design (P&R).
	<code>druc</code>	Symbolic layout checking
	<code>lvx</code>	Perform LVS.
	<code>graal</code>	Launch <code>graal</code> in the Makefile's environnement
	<code>dreal</code>	Launch <code>dreal</code> in the Makefile's environnement, and load the <code>gds</code> file of the design.
CORIOLIS	<code>\$(CHIP)_crl.ap</code>	The complete layout of the design (P&R).
	<code>druc-crl</code>	Symbolic layout checking
	<code>lvx-crl</code>	Perform LVS.
	<code>cgt-interactive</code>	Launch <code>cgt</code> and prep it to perform P&R
	<code>cgt</code>	Launch <code>cgt</code> in the Makefile's environnement

A top Makefile in a bench directory must define at least the following variables:

```

CORE = adder
CHIP = chip
MARGIN = 2
GENERATE_CORE_VST = Yes
USE_MOSIS = Yes

include ../etc/rules.mk

export      MBK_IN_LO = vst
export      MBK_OUT_LO = vst
export      RDS_IN = gds
export      RDS_OUT = gds

```

Where variables have the following meaning:

Variable	Usage
CORE	The name of the <i>core</i> model
CHIP	The stem of the <i>chip</i> model. It is declined in two versions, one for ALLIANCE (suffix <code>_alc</code>) and one for CORIOLIS (suffix <code>_crl</code>). This is needed because the two core uses different sets of pads.
GENERATE_CORE_VST	Tells if the rules to generate the core has to be included. If set to <code>No</code> , then the core <i>must</i> be present and will be considered as a primary file.
USE_MOSIS	Tells whether or not use the MOSIS technology.

CORIOLIS Configuration Files

Unlike ALLIANCE which is entirely configured through environnement variables or system-wide configuration file, CORIOLIS uses configuration files in the current directory. They are present for each bench:

- `<cwd>/coriolis techno.conf` : Select which symbolic and real technology to use.

- `<cwd>/coriolis.conf` : Override for any system configuration, except for the technology.

CORIORIS and Clock Tree Generation

When CORIORIS is used, it create a clock tree which modificate the original netlist. The new netlist, with a clock tree, has a postfix of `_clocked`.



Note

Trans-hierarchical Clock-Tree. As CORIORIS do not flatten the designs it creates, not only the top-level netlist is modificadoed. All the sub-blocks connected to the master clock are also duplicateds, whith the relevant part of the clock-tree included.

RHEL6 and Clones

Under RHEL6 the developpement version of CORIORIS needs the `devtoolset-2`. `rules.mk` tries, based on `uname` to switch it on or off.

Benchmarks Special Notes

`alliance-run`

This benchmark comes mostly with it's own rules and do not uses the ones supplieds by `rules.mk`. It uses only the top-level configuration variables.

It a sligtly modified copy of the `alliance-run` found in the ALLIANCE package (modification are all in the `Makefile`). It build an AM2901, but it is splitted in a control and an operative part (data-path). This is to also check the data-path features of ALLIANCE.

And lastly, it provides a check for the CORIORIS encapsulation of ALLIANCE through PYTHON wrappers. The support is still incomplete and should be used only by very experienced users. See the `demo*` rules.