


(a)
Masters
Arbiter
4 banks × 8 SRAM macros (4K × 36 b)
P0 GC
P1 Core LSU
P2 Fetch queue
P3 Accelerator
+2
+1
+1
+2
per-bank fixed priority
(lower port wins)
B0
B1
B2
B3
macro
0
1
2
3
4
5
6
7
bold: early-response port
+n: cycles from grant to data


Physical word address (17 b, 512 KiB + 4 b tag/word)
macro
[16:14]
row within macro [13:2]
bank
[1:0]
bank row [16:2], 32,768 rows


(b) Physical store (not to scale)
program image
set at boot
frame stack
32 KB
tables
1.2 KB
GC heap (remainder)
0x0000_0000
0x2000_0000