EEE102 Introduction to Digital Circuit Design Project Report

YouTube Link

https://www.youtube.com/watch?v=5W7BYjQx-zw

Abstract / Objective

Purpose of this project is to generate various analog sound waves in different frequencies from digital signal of the BASYS3, basically a synthesizer. Thus, one should know the concepts of digital design such as Pulse With Modulation (PWM), Video Graphics Array (VGA), 7-Segment Display, Clock Division. Also, some physics knowledge should be used to define the frequencies of various sounds to be played on the BASYS3. Procedure for the project is to create sound waves by using PWM, then adding them to get output wave and finally altering the user interface to give information about the device's state.

Design Specification Plan

We must use PWM to generate analog sound waves from square waves. To get a variety of frequency we must define 12 switch to each note in an octave, and assign 3 switches to change the octave which our sound waves are in. With this we can generate multiple sound waves and add them together to generate a polyphonic sound wave. To indicate which notes are playing at the time, we have two user interface component. One is 7 segment display, which indicates the octave number and a note indicator. Note indicator on 7 segment display works only if one note is played at the time, because to indicate more than one note on 7 segment display, one should encode each chord pattern to the seven segment decoder which would not be efficient and would be impossible with 4 output 7 segment display. Other user interface component is a 1280 * 1024 resolutions 60Hz VGA display. On this display a piano is designed so that user can identify which notes are played at

the time by looking at the note indicator at the screen. On the screen we have a piano and whenever a note is played, the corresponding note on the piano is highlighted.

Design Methodology

Components: BASYS3 FPGA Board, Audio Amplifier, VGA Input 60 Hz screen, VGA Cable.

Modules: To create sound waves we must have a wave generator module. Another module is needed to sum these generated sound waves. Rest of the modules are needed to construct a user interface.




Figure 1: Modules and Submodules of Synthesizer Design

RTL Diagram: These diagrams the logic circuit equivalent of the VHDL code of the corresponding modules.




Figure 2: RTL Schmeatics of overall design




Figure 3: Wave Summation RTL Schematic




Figure 4: RTL Schematics of PWM part of Wave Summation



Figure 5: Mode Selector RTL Schematic




Figure 6: Wave Generator RTL Schematic




Figure 7: Segment Driver RTL Schematic




Figure 8: Clock Divider RTL Schematic




Figure 9: Segment Decoder RTL Schematic




Figure 10: VGA Controller RTL Schematic




Figure 11: VGA Synchronizations RTL Schematic

Results




Figure 12: Project Summary




Figure 13: Pin output to amplifier



Figure 14: Amplifier input




Figure 15: zero input at 4th octave




Figure 16: One input at 4th octave (C - Do Note)




Figure 17: One input at 4th octave (F - Fa Note)




Figure 18: Multiple input at 4th octave (C# - F - G#)



Figure 18: Zero input VGA output




Figure 19: One input at 4th octave (C Note)




Figure 20: Multiple input at 1st octave (D - D# - A)

Conclusion

From digital waves we can observe analog outputs such as sinusoidal sound waves by using PWM. This PWM ping values can be stored in a ROM (sinusoidal, sawtooth, triangle waves) to be recalled by the code for PWM value at the current time. The generation of wave depends on the corresponding switch. This switches determines which notes to play at which octave. After generation we can add each wave to get output PWM ping length, in other words we can get a polyphonic synthesizer.

Appendices

Top Module.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Top Module is
  Port ( CLK: in std logic;
         Notes: in STD LOGIC VECTOR(11 downto 0);
         Octaves : in STD LOGIC VECTOR(2 downto 0);
         Modes : in STD_LOGIC_VECTOR(4 DOWNTO 0);
          seven_segment_display : out std_logic_vector(10 downto 0);
         output : out std logic;
         hsync : out std logic;
         vsync : out std logic;
         red : out std logic vector(3 downto 0);
         green : out std logic vector(3 downto 0);
         blue : out std logic vector(3 downto 0));
end Top Module;
architecture Behavioral of Top Module is
    component Wave Summation is
    Port ( CLK: in std logic;
             Notes: in std logic vector(11 downto 0);
             Octaves: in std logic vector(2 downto 0);
             Modes : in std logic vector(4 downto 0);
             output: out std logic);
    end component;
    component Segment Driver is
    Port (displayA: in STD_LOGIC_VECTOR (4 downto 0); displayB: in STD_LOGIC_VECTOR (4 downto 0); displayC: in STD_LOGIC_VECTOR (4 downto 0); displayD: in STD_LOGIC_VECTOR (4 downto 0);
            clock : in STD LOGIC;
            segA : out STD LOGIC;
            segB : out STD_LOGIC;
            segC : out STD_LOGIC;
            segD : out STD_LOGIC;
            segE : out STD LOGIC;
            segF : out STD LOGIC;
            segG : out STD LOGIC;
            selectDisplayA : out STD LOGIC;
            selectDisplayB : out STD LOGIC;
            selectDisplayC : out STD_LOGIC;
            selectDisplayD : out STD LOGIC);
    end component;
    component vga_controller is
        Port ( clk : in std logic;
                 notes: in std logic vector(11 downto 0);
                 octaves : in std logic vector(2 downto 0);
                 hsync : out std logic;
                 vsync : out std logic;
                 red : out std logic vector(3 downto 0);
                 green : out std logic vector(3 downto 0);
```

```
blue : out std logic vector(3 downto 0));
    end component;
    component clk wiz 0 is
        Port ( clk out1 : out std logic;
               reset : in std logic;
               locked : out std_logic;
               clk in1 : in std logic);
    end component;
    signal seven seg oct : std logic vector(4 downto 0);
    signal koutput : std logic vector(10 downto 0);
    signal seven seg input : std logic vector(19 downto 0);
    signal clk108Mhz : std logic;
    signal locked : std logic;
begin
    uut1 : wave summation port map(
        CLK => CLK,
        Notes => Notes,
        Octaves => Octaves,
        Modes => Modes,
        output => output
    );
    uut2 : segment driver port map(
        displayA => std_logic_vector(seven_seg_input(19 downto 15)),
        displayB => std_logic_vector(seven_seg_input(14 downto 10)),
        displayC => std_logic_vector(seven_seg_input(9 downto 5)),
        displayD => std logic vector(seven seg input(4 downto 0)),
        clock => CLK,
        segA => seven segment display(0),
        segB => seven segment display(1),
        segC => seven segment display(2),
        segD => seven segment display(3),
        segE => seven segment_display(4),
        segF => seven segment display(5),
        seqG => seven segment display(6),
        selectDisplayA => seven segment display(7),
        selectDisplayB => seven segment display(8),
        selectDisplayC => seven segment display(9),
        selectDisplayD => seven segment display(10)
    );
    uut3 : vga_controller Port Map(
        clk => CLK108Mhz,
        notes => Notes,
        octaves => Octaves,
        hsync => hsync,
        vsync => vsync,
        red => red,
        green => green,
        blue => blue
```

```
);
uut4 : clk wiz 0 Port Map(
   clk out1 => clk108Mhz,
    reset => '0',
    locked => locked,
    clk in1 => clk
);
with Octaves select seven seg oct <=
    "00111" when "000",
    "01000" when "001",
    "01001" when "010",
    "01010" when "011",
    "01011" when "100",
    "01100" when "101",
    "01101" when "110",
    "01110" when "111",
    "11111" when others;
with Notes select seven seg input <=
    seven seg oct & "10000" & "00010" & "11111" when "00000000001",
    seven seg oct & "01111" & "00010" & "11111" when "000000000010",
   seven seg oct & "10000" & "00011" & "11111" when "000000000100",
   seven seg oct & "01111" & "00011" & "11111" when "000000001000",
   seven_seg_oct & "10000" & "00100" & "11111" when "00000010000",
   seven seg oct & "10000" & "00101" & "11111" when "000000100000",
   seven seg oct & "01111" & "00101" & "11111" when "000001000000",
    seven seg oct & "10000" & "00110" & "11111" when "000010000000",
    seven seg oct & "01111" & "00110" & "11111" when "000100000000",
    seven seg oct & "10000" & "00000" & "11111" when "001000000000",
    seven seg oct & "01111" & "00000" & "11111" when "010000000000",
    seven seg oct & "10000" & "00001" & "11111" when "10000000000",
    seven seg oct & "111111111111" when others;
```

end Behavioral;

Wave Summation. vhd

```
Port (Trigger: in STD LOGIC;
           Mode: in STD LOGIC VECTOR(2 downto 0);
            Freq Count : in STD LOGIC VECTOR (15 downto 0);
            Wave Gen Clock : in STD LOGIC;
           Wave : out STD LOGIC VECTOR (9 downto 0));
   end component;
    -- For notes
   signal WaveC, WaveCs, WaveD, WaveDs, WaveE, WaveF, WaveFs, WaveG, WaveGs,
WaveA, WaveAs, WaveB : signed(9 downto 0);
   signal c, cs, d, ds, e, f, fs, g, gs, a, as, b, tmp : unsigned(15 downto 0);
   signal Mode : std logic vector(2 downto 0);
   -- For Wave Summation
   signal Wave Sum : STD LOGIC VECTOR(9 downto 0); --signal for summed sine
waves (2's compliment -512 to 511)
   signal Positive Wave Sum : STD LOGIC VECTOR(9 downto 0); --unsigned 0 to
1023, for use in PWM generator
    -- For PWM
    signal ping length: unsigned (9 downto 0);
   signal PWM : unsigned (9 downto 0) := to unsigned(0, 10);
begin
   NoteC : Wave Generator port map ( Trigger => Notes(0), Mode => Mode,
Freq Count => std logic vector(c), Wave Gen Clock => CLK, signed(Wave) =>
WaveC);
   NoteCs : Wave Generator port map ( Trigger => Notes(1), Mode => Mode,
Freq Count => std logic vector(cs), Wave Gen Clock => CLK, signed(Wave) =>
   NoteD : Wave Generator port map ( Trigger => Notes(2), Mode => Mode,
Freq Count => std logic vector(d), Wave Gen Clock => CLK, signed(Wave) =>
   NoteDs : Wave Generator port map ( Trigger => Notes(3), Mode => Mode,
Freq Count => std logic vector(ds), Wave Gen Clock => CLK, signed(Wave) =>
   NoteE : Wave Generator port map ( Trigger => Notes(4), Mode => Mode,
Freq Count => std logic vector(e), Wave Gen Clock => CLK, signed(Wave) =>
   NoteF : Wave Generator port map ( Trigger => Notes(5), Mode => Mode,
Freq Count => std logic vector(f), Wave Gen Clock => CLK, signed(Wave) =>
   NoteFs : Wave Generator port map ( Trigger => Notes(6), Mode => Mode,
Freq Count => std logic vector(fs), Wave Gen Clock => CLK, signed(Wave) =>
WaveFs);
           : Wave Generator port map ( Trigger => Notes(7), Mode => Mode,
Freq Count => std logic vector(g), Wave Gen Clock => CLK, signed(Wave) =>
   NoteGs : Wave Generator port map ( Trigger => Notes(8), Mode => Mode,
Freq Count => std logic vector(gs), Wave Gen Clock => CLK, signed(Wave) =>
WaveGs):
```

```
NoteA : Wave Generator port map ( Trigger => Notes(9), Mode => Mode,
Freq Count => std logic vector(a), Wave Gen Clock => CLK, signed(Wave) =>
    NoteAs : Wave Generator port map ( Trigger => Notes(10), Mode => Mode,
Freq Count => std logic vector(as), Wave Gen Clock => CLK, signed(Wave) =>
   NoteB : Wave Generator port map ( Trigger => Notes(11), Mode => Mode,
Freq Count => std logic vector(b), Wave Gen Clock => CLK, signed(Wave) =>
WaveB);
    c <= "10111010101010110" srl to integer(unsigned(Octaves));</pre>
    cs <= "1011000000100101" srl to integer(unsigned(Octaves));</pre>
    d <= "1010011001000011" srl to integer(unsigned(Octaves));</pre>
    ds <= "1001110011110001" srl to integer(unsigned(Octaves));</pre>
    e <= "1001010000100100" srl to integer(unsigned(Octaves));
    f <= "1000101111010100" srl to_integer(unsigned(Octaves));</pre>
    fs <= "10000011111110111" srl to integer (unsigned (Octaves));
    g <= "0111110010010000" srl to integer(unsigned(Octaves));</pre>
    gs <= "0111010110010100" srl to_integer(unsigned(Octaves));
    a <= "01101110111111001" srl to_integer(unsigned(Octaves));</pre>
    as <= "0110100010111110" srl to integer(unsigned(Octaves));</pre>
    b <= "0110001011011011" srl to integer(unsigned(Octaves));
    with Modes select Mode <=
        "001" when "10000",
        "010" when "01000",
        "011" when "00100",
        "100" when "00010",
        "101" when "00001",
        "000" when others;
    Wave Sum <= std logic vector((WaveC + WaveCs + WaveD + WaveDs + WaveE +
WaveF + WaveFs + WaveG + WaveGs + WaveA + WaveAs + WaveB));
    Positive Wave Sum <= not Wave Sum(9) & Wave Sum(8 downto 0);
    process (CLK)
        begin
        if (rising edge(CLK)) then
            if (PWM < ping length) then
                output <= '1';
            else
                output <= '0';
            end if;
            PWM \le PWM + 1;
            ping length <= unsigned(Positive Wave Sum);</pre>
        end if;
    end process;
end Behavioral;
```

Wave Generator. vhd

library IEEE;

```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity Wave Generator is
    Port ( Trigger : in STD LOGIC;
           Mode : in STD LOGIC VECTOR(2 downto 0);
           Freq_Count : in STD_LOGIC VECTOR (15 downto 0);
           Wave_Gen_Clock : in STD_LOGIC;
           Wave : out STD_LOGIC_VECTOR (9 downto 0));
end Wave_Generator;
architecture Behavioral of Wave Generator is
    signal index : integer range 0 to 64 := 0;
    type wave memory is array (0 to 63) of integer range -63 to 64;
    signal amplitudeSin : wave_memory := ( 0, 7, 13, 19, 25, 30, 35, 40, 45,
                                                  49, 52, 55, 58, 60, 62, 63,
                                               63, 63, 62, 60, 58, 55, 52, 49, 45,
                                                  40, 35, 30, 25, 19, 13, 7,
                                               0, -7, -13, -19, -25, -30, -35, -40, -45, -
                                                  49, -52, -55, -58, -60, -62, -63,
                                               -63, -63, -62, -60, -58, -55, -52, -49, -
                                                  45, -40, -35, -30, -25, -19, -13, -7);
                                              64, 62, 60, 58, 56, 54, 52, 50, 48,
    signal amplitudeSaw : wave memory := (
                                                  46, 44, 42, 40, 38, 36, 34,
                                              32, 30, 28, 26, 24, 22, 20, 18, 16,
                                                        14, 12, 10, 8, 6, 4, 2,
                                               0, -2, -4, -6, -8, -10, -12, -14,
                                            16, -18, -20, -22, -24, -26, -28, -30,
                                     -32, -34, -36, -38, -40, -42, -44, -46, -48, -50, -52, -54, -56, -58, -60, -62);
    signal amplitudeTri : wave_memory := ( 0, 4, 8, 12, 16, 20, 24, 28, 32, 36,
                                                        40, 44, 48, 52, 56, 60,
                                              64, 60, 56, 52, 48, 44, 40, 36, 32,
                                                  28, 24, 20, 16, 12, 8, 4,
                                              0, -4, -8, -12, -16, -20, -24, -28, -32, -
                                                        36,-40,-44,-48,-52,-56,-60,
                                              -63, -60, -56, -52, -48, -44, -40, -36, -
                                                  32,-28,-24,-20,-16,-12,-8,-4);
    signal amplitudeViolin : wave memory := (
                                                   -58, -55, -51, -48, -45, -43, -
                               41, -41, -41, -42, -43, -44, -44, -44, -42, -39,
-34, -27, -19, -10,0, 11, 22,
                                            32, 41, 49, 56, 60, 63, 64, 63, 61,
                                                   58, 55, 51, 48, 45, 43, 41,
                                            41,41, 42, 43, 44, 44, 44, 42, 39,
                                                   34, 27, 19, 10, 0, -11, -22,
                                           -49, -58, -62, -63, -63, -62,
                               -32, -41,
                                                                         -60);
    signal amplitudeSax : wave_memory := (60, 57, 52, 48, 42, 36, 28,
                                                  2, -7, -19, -27, -30, -32, -33,
                                                -33, -31, -27, -21, -15, -6,
                                           16, 25, 28, 29, 29, 26, 23,
                                             12, 5, -2, -9, -17, -26, -33, -
                                      42, -48, -53, -57, -61, -62, -63, -62, -61,
                                            -58, -50, -42, -34, -25, -17, -10,
                                      5, 14, 21, 31, 42, 46, 54, 58, 60);
```

```
4, 12, 20, 27, 32, 38, 42,
                                  14,
                                       -5,
                                          44, 40, 34, 26, 17, 10,
                                                8,
                                                   12, 18, 22, 28,
                                  5,
                                            6,
                                          39,
                                               44, 49, 54, 58, 60, 62,
                                       60, 55, 50, 42, 32, 21, 13, 8,
                                  62,
                                                2,
                                                    0, -1, -1, -1, -1,
                                           4,
                                       1,
                                                   1, -2, -35, -51, -62);
                                  Ο,
                                          2,
                                               2,
begin
   process(Wave_Gen_Clock, Trigger)
       variable counter : unsigned(15 downto 0) := to unsigned(0, 16);
   begin
       if rising edge (Wave Gen Clock) then
           if \overline{\text{Trigger}} = '1' then
               counter := counter + 1;
               if counter = unsigned(Freq Count) then
                   counter := to unsigned(0, 16);
                   if Mode = "00\overline{0}" then
                       Wave <= std logic vector(to signed(amplitudeSin(index),
10));
                   elsif Mode = "001" then
                       Wave <= std logic vector(to signed(amplitudeSaw(index),
10));
                   elsif Mode = "010" then
                       Wave <= std logic vector(to signed(amplitudeTri(index),
10));
                   elsif Mode = "011" then
                       Wave <=
std logic vector(to signed(amplitudeViolin(index), 10));
                   elsif Mode = "100" then
                       Wave <= std logic vector(to signed(amplitudeSax(index),
10));
                   elsif Mode = "101" then
                       Wave <=
std logic vector(to signed(amplitudeFlute(index), 10));
                   end if;
                   index <= index + 1;</pre>
                   if index = 63 then
                       index <= 0;
                   end if;
               end if;
           else
               Wave <= "000000000";
               index \leq 0;
               counter := to unsigned(0, 16);
           end if;
       end if;
   end process;
end Behavioral;
```

Segment Driver.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Segment Driver is
    Port ( displayA : in STD_LOGIC_VECTOR (4 downto 0);
           displayB : in STD_LOGIC_VECTOR (4 downto 0);
displayC : in STD_LOGIC_VECTOR (4 downto 0);
displayD : in STD_LOGIC_VECTOR (4 downto 0);
            clock : in STD LOGIC;
            segA : out STD LOGIC;
            segB : out STD LOGIC;
            segC : out STD LOGIC;
            segD : out STD LOGIC;
            segE : out STD LOGIC;
            segF : out STD LOGIC;
            segG : out STD LOGIC;
            selectDisplayA : out STD LOGIC;
            selectDisplayB : out STD_LOGIC;
            selectDisplayC : out STD LOGIC;
            selectDisplayD : out STD LOGIC);
end Segment Driver;
architecture Behavioral of Segment Driver is
    component Segment Decoder
        Port (Input: in STD LOGIC VECTOR (4 downto 0);
                segment A : out STD LOGIC;
                segment B : out STD LOGIC;
                segment C : out STD LOGIC;
                segment D : out STD LOGIC;
                segment E : out STD LOGIC;
                segment F : out STD LOGIC;
                segment G : out STD LOGIC);
    end component;
    component Clock Divider
        Port ( clock : in STD LOGIC;
                enable : in STD_LOGIC;
                reset : in STD LOGIC;
                dataClock : out STD LOGIC VECTOR (15 downto 0));
    end component;
    Signal temporaryData : std logic vector (4 downto 0);
    Signal clockWord : std logic vector (15 downto 0);
    Signal slowClock : std logic;
begin
    uut: Segment Decoder PORT MAP(
        Input => temporaryData,
        segment A => segA,
        segment B => segB,
        segment C => segC,
```

```
segment D => segD,
         segment E => segE,
         segment F => segF,
         segment G => segG
    );
    uut1: Clock_Divider PORT MAP(
        clock => clock,
        enable => '1',
        reset => '0',
        dataClock => clockWord
    );
slowClock <= clockWord(15);</pre>
process(slowClock)
    variable displaySelection : std logic vector(1 downto 0);
    if slowClock'event and slowClock = '1' then
         case displaySelection is
             when "00" => temporaryData <= displayA;
                  selectDisplayA <= '0';</pre>
                  selectDisplayB <= '1';</pre>
                  selectDisplayC <= '1';</pre>
                  selectDisplayD <= '1';</pre>
                  displaySelection := displaySelection + 1;
             when "01" => temporaryData <= displayB;
                  selectDisplayA <= '1';</pre>
                  selectDisplayB <= '0';</pre>
                  selectDisplayC <= '1';</pre>
                  selectDisplayD <= '1';</pre>
                  displaySelection := displaySelection + 1;
             when "10" => temporaryData <= displayC;
                  selectDisplayA <= '1';</pre>
                  selectDisplayB <= '1';</pre>
                  selectDisplayC <= '0';</pre>
                  selectDisplayD <= '1';</pre>
                  displaySelection := displaySelection + 1;
             when others => temporaryData <= displayD;</pre>
                  selectDisplayA <= '1';</pre>
                  selectDisplayB <= '1';</pre>
                  selectDisplayC <= '1';</pre>
                  selectDisplayD <= '0';</pre>
                  displaySelection := displaySelection + 1;
         end case;
    end if;
end process;
end Behavioral;
```

Segment Decoder. vhd

```
library IEEE;
use IEEE.STD_LOGIC 1164.ALL;
```

```
entity Segment Decoder is
    Port (Input: in std logic vector(4 downto 0);
            segment A : out STD LOGIC;
            segment B : out STD LOGIC;
            segment C : out STD LOGIC;
            segment D : out STD LOGIC;
            segment E : out STD LOGIC;
            segment_F : out STD_LOGIC;
            segment_G : out STD_LOGIC);
end Segment_Decoder;
architecture Behavioral of Segment Decoder is
signal decodedData: std logic vector (6 downto 0);
begin
    with Input select decodedData <=
         "1111101" when "00000", -- a
        "0011111" when "00001", -- b
"0001101" when "00010", -- c
"0111101" when "00011", -- d
        "1001111" when "00100", -- e
        "10001111" when "00101", -- f
        "1111011" when "00110", -- g
        "0110000" when "00111", -- 1
        "1101101" when "01000", -- 2
        "1111001" when "01001", -- 3
        "0110011" when "01010", -- 4
        "1011011" when "01011", -- 5
        "1011111" when "01100", -- 6
        "1110000" when "01101", -- 7
         "1111111" when "01110", -- 8
         "0110111" when "01111",
         "0000000" when others;
    segment_A <= not decodedData(6);</pre>
    segment B <= not decodedData(5);</pre>
    segment_C <= not decodedData(4);</pre>
    segment_D <= not decodedData(3);</pre>
    segment E <= not decodedData(2);</pre>
    segment F <= not decodedData(1);</pre>
    segment G <= not decodedData(0);</pre>
end Behavioral;
Clock Divider.vhd
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Clock_Divider is
    Port ( clock : in STD LOGIC;
           enable : in STD_LOGIC;
```

```
reset : in STD LOGIC;
           dataClock : out STD LOGIC VECTOR (15 downto 0));
end Clock Divider;
architecture Behavioral of Clock Divider is
begin
    process(clock, reset, enable)
    variable counter : std_logic_vector (15 downto 0):=(others =>'0');
    begin
        if reset = '1' then
            counter := (others => '0');
        elsif enable = '1' and clock' event and clock = '1' then
            counter := counter + 1;
        end if;
    dataClock <= counter;</pre>
    end process;
end Behavioral;
VGA Controller. vhd
library IEEE;
    Port ( clk : in std logic;
```

```
use IEEE.STD LOGIC 1164.ALL;
entity vga_controller is
            notes: in std logic vector(11 downto 0);
            octaves : in std logic vector(2 downto 0);
            hsync : out std logic;
            vsync : out std_logic;
            red : out std_logic_vector(3 downto 0);
            green : out std_logic_vector(3 downto 0);
            blue : out std_logic_vector(3 downto 0));
end vga controller;
architecture Behavioral of vga controller is
    component vga synch is
        Port (clock: in std logic;
              clear : in std logic;
              hsync : out std logic;
              vsync : out std logic;
              vidon : out std logic;
              hc : out std logic vector(10 downto 0);
              vc : out std logic vector(10 downto 0));
     end component;
     component vga_draw is
        Port (vidon : in std logic;
              clk : in std_logic;
              notes : in std_logic_vector(11 downto 0);
              octaves : in std_logic_vector(2 downto 0);
```

```
vc : in std logic vector(10 downto 0);
              red : out std logic vector(3 downto 0);
              blue: out std logic vector(3 downto 0);
              green : out std logic vector(3 downto 0));
     end component;
 signal vidon : std logic;
 signal clr : std logic;
 signal hc : std_logic_vector(10 downto 0);
 signal vc : std logic vector(10 downto 0);
begin
    uut1 : vga synch Port Map(clk, clr, hsync, vsync, vidon, hc, vc);
    uut2 : vga draw port map(vidon, clk, notes, octaves, hc, vc, red, green,
blue);
end Behavioral;
VGA Sycnh. vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity vga synch is
 Port ( clock : in std logic;
        clear : in std logic;
        hsync : out std logic;
        vsync : out std_logic;
         vidon : out std_logic;
        hc : out std_logic_vector(10 downto 0);
        vc : out std_logic_vector(10 downto 0));
end vga synch;
architecture Behavioral of vga synch is
constant hpixels : std logic vector (10 downto 0) := "11010011000"; --1688
constant vpixels : std logic vector (10 downto 0) := "10000101010"; --1066
constant hbp: std logic vector (10 downto 0) := "00101101000"; --360
constant vbp : std logic vector (10 downto 0) := "00000101001"; --41
constant hfp : std logic vector (10 downto 0) := "11001101000"; --1640
constant vfp : std logic vector (10 downto 0) := "10000101001"; --1065
signal hcs : std logic vector (10 downto 0);
signal vcs : std logic vector (10 downto 0);
signal vsenable : std logic;
begin
process(clock, clear)
begin
    if clear = '1' then
```

hc : in std logic vector(10 downto 0);

```
hcs <= "0000000000";
    elsif(clock'event and clock = '1') then
        if hcs = hpixels - 1 then
            hcs <= "0000000000";
            vsenable <= '1';</pre>
        else
            hcs \le hcs + 1;
            vsenable <= '0';</pre>
        end if;
     end if;
end process;
hsync <= '0' when hcs < 112 else '1';
process(clock, clear)
begin
    if clear = '1' then
        vcs <= "0000000000";
    elsif(clock'event and clock = '1' and vsenable = '1') then
        if vcs = vpixels - 1 then
            vcs <= "0000000000";
        else
            vcs <= vcs + 1;
        end if;
     end if;
end process;
vsync <= '0' when vcs < 3 else '1';</pre>
vidon <= '1' when (((hcs < hfp) and (hcs >= hbp)) and ((vcs < vfp) and (vcs >=
vbp))) else '0';
hc <= hcs;
vc <= vcs;
end Behavioral;
VGA Draw. vhd
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity vga_draw is
   Port (vidon : in std_logic;
        clk : in std_logic;
        notes : in std_logic_vector(11 downto 0);
        octaves : in std_logic_vector(2 downto 0);
        hc : in std_logic_vector(10 downto 0);
        vc : in std_logic_vector(10 downto 0);
        red : out std_logic_vector(3 downto 0);
        blue : out std_logic_vector(3 downto 0);
        green : out std_logic_vector(3 downto 0));
end vga draw;
```

```
architecture Behavioral of vga draw is
constant width: integer := 23;
constant height: integer := 256;
constant line interval : integer := 19;
constant line number : integer := 8;
constant line thickness : integer := 1;
constant hbp : integer := 248;
constant hfp : integer := 48;
constant hsp : integer := 112;
constant vbp : integer := 38;
constant vfp : integer := 1;
constant vsp : integer := 3;
begin
process (vidon, hc, vc, notes, octaves)
begin
    red <= "0000";
   blue <= "0000";
    green <= "0000";
    if vidon = '1' then
        for i in 0 to 55 loop
            if (i mod 7 = 0 or i mod 7 = 1 or i mod 7 = 3 or i mod 7 = 4 or i
mod 7 = 5) and hc - hbp - hsp < (i + 1) * width + line number and <math>hc - hbp - hsp
> (i + 1) * width - line number and (vc - vsp - vbp) < 512 and (vc - vsp - vbp)
> 256 then
                if ((notes((i - 7 * to integer(unsigned(octaves))) * 2 + 1) =
'1' and i mod 7 < 2) or (notes((i - 7 * to integer(unsigned(octaves))) * 2) =
'1' and i mod 7 > 2)) and i / 7 = to integer(unsigned(octaves)) then
                    red <= "0100";
                    blue <= "0000";
                    green <= "0100";
                else
                    red <= "0000";
                    blue <= "0000";
                    green <= "0000";
                end if;
            elsif (hc - hbp - hsp) < (i + 1) * width - line thickness and (hc -
hbp - hsp) > i * width and (vc - vsp - vbp) < 768 and (vc - vsp - vbp) > 256
t.hen
                if ((notes((i - 7 * to integer(unsigned(octaves))) * 2) = '1'
and i mod 7 < 3) or (notes((i - 7 * to integer(unsigned(octaves))) * 2 - 1) =
'1' and i mod 7 > 2)) and i / 7 = to integer (unsigned (octaves)) then
                    red <= "0100";
                    blue <= "0000";
                    green <= "0100";
                else
                    red <= "1111";
                    blue <= "1111";
                    green <= "1111";
                end if;
            end if;
        end loop;
```

```
end if;
end process;
end Behavioral;
```

Constraints.xdc

```
# Clock signal
set property PACKAGE PIN W5 [get ports CLK]
     set property IOSTANDARD LVCMOS33 [get ports CLK]
      create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports CLK]
# Switches
set property PACKAGE PIN V17 [get ports {Notes[11]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[11]}]
set property PACKAGE PIN V16 [get ports {Notes[10]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[10]}]
set property PACKAGE PIN W16 [get ports {Notes[9]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[9]}]
set property PACKAGE PIN W17 [get ports {Notes[8]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[8]}]
set property PACKAGE PIN W15 [get ports {Notes[7]}]
     set property IOSTANDARD LVCMOS33 [get_ports {Notes[7]}]
set property PACKAGE_PIN V15 [get_ports {Notes[6]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[6]}]
set property PACKAGE PIN W14 [get ports {Notes[5]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[5]}]
set property PACKAGE PIN W13 [get ports {Notes[4]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[4]}]
set property PACKAGE PIN V2 [get ports {Notes[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[3]}]
set property PACKAGE PIN T3 [get ports {Notes[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[2]}]
set property PACKAGE_PIN T2 [get_ports {Notes[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[1]}]
set property PACKAGE PIN R3 [get ports {Notes[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Notes[0]}]
set property PACKAGE PIN W2 [get ports {Octaves[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Octaves[0]}]
set property PACKAGE PIN U1 [get ports {Octaves[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Octaves[1]}]
set property PACKAGE PIN T1 [get_ports {Octaves[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Octaves[2]}]
#set_property PACKAGE_PIN R2 [get_ports {sw[15]}]
     set property IOSTANDARD LVCMOS33 [get ports {sw[15]}]
#7 segment display
set property PACKAGE PIN W7 [get ports {seven segment display[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {seven segment display[0]}]
set property PACKAGE PIN W6 [get ports {seven segment display[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {seven segment display[1]}]
```

```
set property PACKAGE PIN U8 [get ports {seven segment display[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {seven segment display[2]}]
set property PACKAGE PIN V8 [get ports {seven segment display[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {seven segment display[3]}]
set property PACKAGE PIN U5 [get ports {seven segment display[4]}]
      set property IOSTANDARD LVCMOS33 [get ports {seven segment display[4]}]
set property PACKAGE PIN V5 [get ports {seven segment display[5]}]
     set property IOSTANDARD LVCMOS33 [get ports {seven segment display[5]}]
set property PACKAGE PIN U7 [get ports {seven segment display[6]}]
     set property IOSTANDARD LVCMOS33 [get ports {seven segment display[6]}]
#set property PACKAGE PIN V7 [get ports dp]
     set property IOSTANDARD LVCMOS33 [get ports dp]
set property PACKAGE PIN U2 [get ports {seven segment display[7]}]
      set property IOSTANDARD LVCMOS33 [get ports {seven segment display[7]}]
set property PACKAGE PIN U4 [get ports {seven segment display[8]}]
      set property IOSTANDARD LVCMOS33 [get ports {seven segment display[8]}]
set property PACKAGE PIN V4 [get ports {seven segment display[9]}]
     set property IOSTANDARD LVCMOS33 [get ports {seven segment display[9]}]
set property PACKAGE PIN W4 [get ports {seven segment display[10]}]
     set property IOSTANDARD LVCMOS33 [get ports {seven segment display[10]}]
###Buttons
set_property PACKAGE_PIN U18 [get_ports Modes[0]]
     set_property IOSTANDARD LVCMOS33 [get_ports Modes[0]]
set_property PACKAGE_PIN T18 [get_ports Modes[1]]
     set property IOSTANDARD LVCMOS33 [get ports Modes[1]]
set property PACKAGE PIN W19 [get ports Modes[2]]
     set property IOSTANDARD LVCMOS33 [get ports Modes[2]]
set property PACKAGE PIN T17 [get ports Modes[3]]
     set property IOSTANDARD LVCMOS33 [get_ports Modes[3]]
set property PACKAGE PIN U17 [get_ports Modes[4]]
     set property IOSTANDARD LVCMOS33 [get ports Modes[4]]
##PWM Output
set property PACKAGE PIN N1 [get ports {output}]
     set property IOSTANDARD LVCMOS33 [get ports {output}]
##VGA Connector
set property PACKAGE PIN G19 [get ports {red[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {red[0]}]
set property PACKAGE PIN H19 [get ports {red[1]}]
```

```
set property IOSTANDARD LVCMOS33 [get ports {red[1]}]
set property PACKAGE PIN J19 [get ports {red[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {red[2]}]
set property PACKAGE PIN N19 [get ports {red[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {red[3]}]
set property PACKAGE_PIN N18 [get_ports {blue[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {blue[0]}]
set_property PACKAGE_PIN L18 [get_ports {blue[1]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {blue[1]}]
set_property PACKAGE_PIN K18 [get_ports {blue[2]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {blue[2]}]
set property PACKAGE PIN J18 [get ports {blue[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {blue[3]}]
set property PACKAGE PIN J17 [get ports {green[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {green[0]}]
set property PACKAGE PIN H17 [get_ports {green[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {green[1]}]
set property PACKAGE PIN G17 [get ports {green[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {green[2]}]
set property PACKAGE PIN D17 [get ports {green[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {green[3]}]
set property PACKAGE PIN P19 [get ports hsync]
     set property IOSTANDARD LVCMOS33 [get ports hsync]
set_property PACKAGE_PIN R19 [get_ports vsync]
     set property IOSTANDARD LVCMOS33 [get ports vsync]
```