

the INPUT section:


/CS (from Pin12 / U3) gets through four INVERTERS and becomes /CSD (chip select delayed) RESET gets through one INVERTER and becomes CLR (clearing the D-FF) 1MHz gets through one INVERTER and becomes CLK (clocking the D-FF)


the /CS signal from Pin12 of U3 gets triggert from HIGH to Low by POKE 55040



the 1MHz system clock syncronizes the /CS signal







CREDITS:

Special thanks to @kinzi (from Forum64) who pushed me forward and helped me with troubleshooting and solving the issue. Thanks to all who were involved in this project.

TITLE:	C128_U36_1MB_V2		
Document Number:		REV:	
Date: 03	.03.2021 14:18	Sheet:	1/1