

the INPUT section:


/CS (from Pin12 / U3) gets through four INVERTERS and becomes /CSD (chip select delayed)
RESET gets through one INVERTER and becomes CLR (clearing the D—FF)
1MHz gets through one INVERTER and becomes CLK (clocking the D—FF)


the /CS signal from Pin12 of U3 gets triggert from HIGH to Low by POKE 55040














CREDITS:

Special thanks to @kinzi (from Forum64) who pushed me forward and helped me with troubleshooting and fixing the problem. Thanks to all who were are involved in this project.

TITLE:	C128_U36_1MB_V2			
Documen	ocument Number:			REV:
Date: 2	0.01.2021 15:01	Sheet:	1	/1