



Comment	Description	Designator	DK PN	MFG	MFG PN	Quantity
0.1UF	CAP .10UF 16V CERAMIC X7R 0603	C1, C2, C3, C4, C5, C6, C7, C8, C13, C14, C109, C110, C111, C112				14
10UF/CER	10µF ±10% 25V Ceramic Capacitor X7S 0805	C9, C10, C11, C12, C15, C16, C113, C114				8
0.01UF	10000pF ±10% 10V Ceramic Capacitor X7R 0603 (1608 Metric)	C105, C106, C107, C108	399-11132-1-ND	Kemet	C0603C103K8RACT U	4
CMPD6001S	Diode Array 1 Pair Series Connection Standard 75V 250mA Surface Mount TO-236-3, SC-59, SOT-23-3	D1	CMPD6001S CT- ND	Central Semiconductor	CMPD6001S TR	1
C64_EXPANSION	C64 Expansion Connector	P1				1
42PIN		P2				1
HDR2		P3, P4, P5				3
DCDC3V3	Linear Regulator Replacement DC DC Converter 1 Output 3.3V 500mA 4.75V - 28V Input	PS1	102-2704-ND	CUI	P7805-Q24-S3-S	1
10K/0603	RES 10.0K OHM 1/10W 1% 0603 SMD	R1, R2, R3, R4, R5, R6, R8, R13				8
4K99/0603	RES 4.99K OHM 1/10W 1% 0603 SMD	R7, R9, R10, R11, R12	541-3985-1-ND	Dale/Vishay	CRCW06034K99FK EAC	5
RPK22.0	22 Ohm ±1Ohm 160mW Power Per Element Isolated Resistor Network/Array ±250ppm/°C 16- SOIC (0.220", 5.59mm Width)	RP1, RP2, RP3	4816P-1-220LFCT- ND	Bourns	4816P-1-220LF	3
RREP2C5	RioRand EP2C5T144 Altera Cyclone II FPGA Mini Development Board	U1				1
SDRAM16MX16	SDRAM Memory IC 256Mb (16M x 16) Parallel 166MHz 5ns 54-TSOP II	U2	W9825G6KH-6-ND	Winbond	W9825G6KH-6	1
SN74LVC8T245DW R	Voltage Level Translator Bidirectional 1 Circuit 8 Channel 24-SOIC	U6, U7, U8, U9	296-23280-1-ND	TI	SN74LVC8T245DW R	4
74LHCT125D	Buffer, Non-Invertin	U10, U11	1727-2834-2-ND	Nexperia	74HCT125D,653	2



Title		
Size	Number	Revision
B		
Date:	12/8/2020	Sheet of
File:	E:\GitRepositories\...\C64 ITFC X.Sch	Drawn By:






Title		
Size	Number	Revision
B		
Date:	12/8/2020	Sheet of
File:	E:\GitRepositories\DE1 SIDE SDRAM\	Author By:


1		2		3		4	
A							A
B	<div><div>U_C64_ITFC_X C64_ITFC_X.SchDoc</div><div></div></div> <div><div>U_DE1_SIDE DE1_SIDE_SDRAM.schdoc</div><div></div></div> <div><div>U_Memory Memory.SchDoc</div><div></div></div>						B
C							C
D							D

Title			
Size	Number		Revision
A			
Date:	12/8/2020		Sheet of
File:	E:\GitRepositories\...\C64IntfcTop.SchDoc Drawn By:		


Secondary SRAM




Title		
Size	Number	Revision
B		
Date:	12/8/2020	Sheet of
File:	E:\GitRepositories\Memory.SchDoc	Drawn By:



Bopt Onelayer





Bottom Overlay