

# 6502 & 65816 Instructions

Name and Description	Addressing Modes	Op-Codes	Status NVMXDIZC	Name and Description	Addressing Modes	Op-Codes	Status NVMXDIZC	Name and Description	Addressing Modes	Op-Codes	Status NVMXDIZC
<div>ADC</div> <div>Add memory to accumulator with carry</div>	ADC (ZP,X) <b>ADC SR, S</b> ADC ZP <b>ADC [ZP]</b> ADC #Imm ADC Addr <b>ADC LongAddr</b> ADC (ZP),Y •ADC (ZP) <b>ADC (SR, S), Y</b> ADC ZP,X <b>ADC [ZP],Y</b> ADC Addr,Y ADC Addr,X <b>ADC LongAddr,X</b>	61 - <b>63 -</b> 65 - <b>67 -</b> 69 - 6D -- <b>6F ---</b> 71 -- 72 - <b>73 -</b> 75 - <b>77 -</b> 79 -- 7D -- <b>7F ---</b>	NV----ZC <b>NV----ZC</b> NV----ZC <b>NV----ZC</b> NV----ZC NV----ZC <b>NV----ZC</b> NV----ZC <b>NV----ZC</b> NV----ZC <b>NV----ZC</b> NV----ZC NV----ZC <b>NV----ZC</b>	<div>CLD</div> <div>Clear decimal mode flag</div>	CLD	D8	----D---	<div>INY</div> <div>Increment index Y by 1</div>	INY	C8	N----Z-
<div>AND</div> <div>“AND” memory with accumulator</div>	AND (ZP,X) <b>AND SR, S</b> AND ZP <b>AND [ZP]</b> AND #Imm AND Addr <b>AND LongAddr</b> AND (ZP),Y •AND (ZP) <b>AND (SR, S), Y</b> AND ZP,X <b>AND [ZP],Y</b> AND Addr,Y AND Addr,X <b>AND LongAddr,X</b>	21 - <b>23 -</b> 25 - <b>27 -</b> 29 - 2D -- <b>2F ---</b> 31 -- 32 - <b>33 -</b> 35 - <b>37 -</b> 39 -- 3D -- <b>3F ---</b>	N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- N----Z- <b>N----Z-</b>	<div>CLD</div> <div>Clear interrupt disable flag</div>	CLI	58	-----I--	<div>JML</div> <div>Jump to new, long indirect location</div>	JML [Addr]	DC --	-----
<div>ASL</div> <div>Shift left one bit (Memory or Accumulator)</div>	ASL ZP ASL A ASL Addr ASL ZP,X ASL Addr,X	06 - 0A 0E -- 16 - 1E --	N----ZC N----ZC N----ZC N----ZC N----ZC	<div>CMP</div> <div>Compare accumulator and memory</div>	CMP (ZP,X) <b>CMP SR, S</b> CMP ZP <b>CMP [ZP]</b> CMP #Imm CMP Addr <b>CMP LongAddr</b> CMP (ZP),Y •CMP (ZP) <b>CMP (SR, S), Y</b> CMP ZP,X <b>CMP [ZP],Y</b> CMP Addr,Y CMP Addr,X <b>CMP LongAddr,X</b>	C1 - <b>C3 -</b> C5 - <b>C7 -</b> C9 - CD -- <b>CF ---</b> D1 -- D2 - <b>D3 -</b> D5 - <b>D7 -</b> D9 -- DD -- <b>DF ---</b>	N----ZC <b>N----ZC</b> N----ZC <b>N----ZC</b> N----ZC N----ZC <b>N----ZC</b> N----ZC <b>N----ZC</b> N----ZC <b>N----ZC</b> N----ZC N----ZC <b>N----ZC</b>	<div>JMP</div> <div>Jump to new location</div>	JMP Addr <b>JMP LongAddr</b> •JMP (Addr) <b>JMP (Addr,X)</b>	4C -- <b>5C ---</b> 6C -- <b>7C ---</b>	----- ----- ----- -----
<div>BCC</div> <div>Branch if carry clear</div>	BCC Rel	90 -	-----	<div>COP</div> <div>Co-Processor Enable</div>	COP IMM	02	----DI--	<div>JSL</div> <div>Jump subroutine long, saving return addr</div>	JSL LongAddr	22 ---	-----
<div>BCS</div> <div>Branch if carry set</div>	BCS Rel	B0 -	-----	<div>CPX</div> <div>Compare memory with index X</div>	CPX #Imm CPX ZP CPX Addr	E0 - E4 - EC --	N----ZC N----ZC N----ZC	<div>JSR</div> <div>Jump to subroutine, saving return addr</div>	JSR Addr <b>JSR (Addr,X)</b>	20 -- <b>FC --</b>	----- -----
<div>BEQ</div> <div>Branch if equal</div>	BEQ Rel	F0 -	-----	<div>CPY</div> <div>Compare memory with index Y</div>	CPY #Imm CPY ZP CPY Addr	C0 - C4 - CC --	N----ZC N----ZC N----ZC	<div>LDA</div> <div>Load accumulator from memory</div>	LDA (ZP,X) <b>LDA SR, S</b> LDA ZP <b>LDA [ZP]</b> LDA #Imm LDA Addr <b>LDA LongAddr</b> LDA (ZP),Y •LDA (ZP) <b>LDA (SR, S), Y</b> LDA ZP,X <b>LDA [ZP],Y</b> LDA Addr,Y LDA Addr,X <b>LDA LongAddr,X</b>	A1 - <b>A3 -</b> A5 - <b>A7 -</b> A9 - AD -- <b>AF ---</b> B1 -- B2 - <b>B3 -</b> B5 - <b>B7 -</b> B9 -- BD -- <b>BF ---</b>	N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b>
<div>BIT</div> <div>Test bits</div>	BIT ZP BIT Addr •BIT ZP,X •BIT Addr,X •BIT #Imm	24 - 2C -- 34 - 3C -- 89 -	NV----Z- NV----Z- NV----Z- NV----Z- NV----Z-	<div>DEC</div> <div>Decrement memory by 1</div>	•DEC A DEC ZP DEC Addr DEC ZP,X DEC Addr,X	3A C6 - CE -- D6 - DE --	N----Z- N----Z- N----Z- N----Z- N----Z-	<div>LDX</div> <div>Load index X from memory</div>	LDX #Imm LDX ZP LDA Addr LDX ZP,Y LDX Addr,Y	A2 - A6 - AE -- B6 - BE --	N----Z- N----Z- N----Z- N----Z- N----Z-
<div>BMI</div> <div>Branch if minus</div>	BMI Rel	30 -	-----	<div>DEX</div> <div>Decrement index X by 1</div>	DEX	CA	N----Z-	<div>LDY</div> <div>Load index Y from memory</div>	LDY #Imm LDY ZP LDY Addr LDY ZP,X LDY Addr,X	A0 - A4 - AC -- B4 - BC --	N----Z- N----Z- N----Z- N----Z- N----Z-
<div>BNE</div> <div>Branch if not equal</div>	BNE Rel	D0 -	-----	<div>DEY</div> <div>Decrement index Y by 1</div>	DEY	88	N----Z-	<div>LSR</div> <div>Shift right one bit (Memory or Accumulator)</div>	LSR ZP LSR A LSR Addr LSR ZP,X LSR Addr,X	46 - 4A - 4E -- 56 - 5E --	N----ZC N----ZC N----ZC N----ZC N----ZC
<div>BPL</div> <div>Branch if plus</div>	BPL Rel	10 -	-----	<div>EOR</div> <div>“Exclusive OR” accumulator with memory</div>	EOR (ZP,X) <b>EOR SR, S</b> EOR ZP <b>EOR [ZP]</b> EOR #Imm EOR Addr <b>EOR LongAddr</b> EOR (ZP),Y •EOR (ZP) <b>EOR (SR, S), Y</b> EOR ZP,X <b>EOR [ZP],Y</b> EOR Addr,Y EOR Addr,X <b>EOR LongAddr,X</b>	41 - <b>43 -</b> 45 - <b>47 -</b> 49 - 4D -- <b>4F ---</b> 51 -- 52 - <b>53 -</b> 55 - <b>57 -</b> 59 -- 5D -- <b>5F ---</b>	N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- N----Z- <b>N----Z-</b>	<div>MVN</div> <div>Move memory block in a negative direction</div>	MVN Src, Dest	54 --	-----
<div>BRA</div> <div>Branch always</div>	•BRA Rel	80 -	-----	<div>INC</div> <div>Increment memory by 1</div>	•INC A INC ZP INC Addr INC ZP,X INC Addr,X	1A E6 - EE -- F6 - FE --	N----Z- N----Z- N----Z- N----Z- N----Z-	<div>MVP</div> <div>Move memory block in a positive direction</div>	MVP Sec, Dest	44 --	-----
<div>BRK</div> <div>Break</div>	BRK	00	----DI--	<div>INX</div> <div>Increment index X by 1</div>	INX	E8	N----Z-	<div>NOP</div> <div>No operation</div>	NOP	EA	-----
<div>BRL</div> <div>Branch Long Always</div>	BRL Rel	82 -	-----					<div>ORA</div> <div>“OR” accumulator with memory</div>	ORA (ZP,X) <b>ORA SR, S</b> ORA ZP <b>ORA [ZP]</b> ORA #Imm ORA Addr <b>ORA LongAddr</b> ORA (ZP),Y •ORA (ZP) <b>ORA (SR, S), Y</b> ORA ZP,X <b>ORA [ZP],Y</b> ORA Addr,Y ORA Addr,X <b>ORA LongAddr,X</b>	01 - <b>03 -</b> 05 - <b>07 -</b> 09 - 0D -- <b>0F ---</b> 11 -- 12 - <b>13 -</b> 15 - <b>17 -</b> 19 -- 1D -- <b>1F ---</b>	N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- <b>N----Z-</b> N----Z- N----Z- <b>N----Z-</b>
<div>BVC</div> <div>Branch if overflow clear</div>	BVC Rel	50 -	-----					<div>PEA</div> <div>Push effective absolute address</div>	PEA Addr	F4 --	-----
<div>BVS</div> <div>Branch if overflow set</div>	BVS Rel	70 -	-----					<div>PEI</div> <div>Push effective indirect address</div>	PEI ZP	D4 -	-----
<div>CLC</div> <div>Clear carry</div>	CLC Rel	18 -	-----C								

