APPLICATION		REVISION				
NEXT ASSY.	USED ON	LTR	DESCRIPTION	DATE	APPROVED	
	A300/A500 Plus	A	SPECIFICATION RELEASE			

1.0 DESCRIPTION

This specification describes the GAYLE gate array IC used in the Amiga A600 and related systems. GAYLE shall be capable of operating a 68000 based Amiga with ECS chipset at a processor clock speed of 7.16 MHz. GAYLE shall provide the following functions:

- Address decoding and timing for:

system ROM, optional flash ROM, chip RAM, chip registers, 8520 CIA's, real time clock (RTC), Credit card connector, IDE hard disk drive, and COM200020 ArcNet chip

- -Generation of ECLK clock signal
- -Data buffer control
- -System RESET logic
- -Floppy Glue

1.1 CONFIGURATION

This device shall be configured as a standard 84-pin plastic leaded chip carrier (PLCC) with pin configuration as in Figure 1 and dimensions as in Figure 2.


1.2 SOURCES

Refer to Approved Vendors List.

1.3 APPLICABLE DOCUMENTS

Commodore Engineering Policy 1.02.007 Integrated Circuit Qualification Procedure Commodore Engineering Policy 1.02.008 Integrated Circuit Process Test Specification

COMMODORE P. N.	STATUS						
391155-01	ACTIVE						
391155-02	ACTIVE						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.			DRAWN Mike Rivers	DATE		Con	nmodore
TOLERANCES: ANGLES +/- 1 DEGREE			SYSTEM ENG.	DATE			
2 PLACE DECIMALS +/- 0.02 3 PLACE DECIMALS +/- 0.010						120	00 WILSON DRIVE
			TEST ENG	DATE		WEST	CCHESTER, PA. 19380 (215) 431-9100
COPYRIGHT 1991			COMP. ENG	DATE	TITLE:		
COMMODORE ELECTRONICS LTD			Drew Shannon				
INFORMATION CONTAINED HEREIN IS THE UNPUBLISHED AND CONFIDENTIAL PROPERTY OF COMMODORE ELECTRONICS LIMITED. USE, REPRODUCTION			CIRCUIT ENG.	DATE	IC, SN	I, GAT	ΓΕ ARRAY, 4145R0F020, GAYLE
OR DISCLOSURE OF THIS INFORMATION WITHOUT					SIZE	DRAW	'ING NUMBER
THE PRIOR WRITTEN PERMISSION OF COMMODORE IS STRICTLY PROHIBITED. ALL RIGHTS RESERVED.					A		391155
					SCA	LE	SHEET 1 OF 6



TITLE


Commodore

IC, SM, GATE ARRAY, 4145R0F020, GAYLE

SIZE DRAWING NUMBER

REV. SCALE

SHEET 2 OF 6



NOTES

- 1. Dimensions in brackets are millimeters
- 2. Tolerances are .XXX \pm 0.005 [0.127mm]

FIGURE 2 - PACKAGE DIMENSIONS

Commodore

IC, SM, GATE ARRAY, 4145R0F020, GAYLE

SIZE DRAWING NUMBER REV. SCALE SHEET 3 OF 6

391155 A

2.0 PIN DESCRIPTIONS					
NUM	CLASS	NAME	DESCRIPTION		
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 49 40 40 41 42 43 44 45 46 46 47 48 48 49 40 40 40 40 40 40 40 40 40 40 40 40 40	OUT OUT PWR TS OUT	PE12 PE5 Gnd1 NOISE CC_RESET _CC_ENA _CC_REG _CC_CEL _CC_CEU E _FLASH _IDE_IRQ _IDE_CS(1) _IDE_CS(2) _SPARE_CS _NET_CS _RTC_CS _IOWR _IORD Vcc1 _ROMEN C14M CCK Gnd2 XRDY _OVR _OEL _OEB _DBR _BLS _REGEN _RAMEN _AS _UDS _LDS R_W _DTACK _BGACK _HLT _RST A12 A13 A14 A15 Gnd3 A16 A17 A18 A19 A20	Program Voltage 12V Enable Program Voltage 5V Enable Ground Digital Audio Memory Card Reset Memory Card Enable Memory Card Enable Memory Card Chip Enable Low byte Memory Card Chip Enable High byte CIA Phi 2 Flash Memory Chip Enable IDE Drive Interrupt Request IDE Drive Chip Select 1 IDE Drive Chip Select 2 Spare Chip Select Network Controller Chip Select Real Time Clock Chip Select I/O Write Strobe I/O Write Strobe I/O Read Strobe +5V ROM Chip Enable 14 MHz Clock In (master) CCK Clock IN (sync) Ground Expansion Bus Wait Expansion Bus Buffer Enable 68000->Chip Bus Buffer Enable Agnus Chip Data Bus Required Agnus Chip RaM Enable 68000 Segister Enable Agnus Chip Ram Enable 68000 Address Strobe 68000 Upper Data Strobe 68000 Lower Data Strobe 68000 Bus Grand Acknowledge 68000 Bus Grand Acknowledge 68000 Address Bit 12 68000 Address Bit 13 68000 Address Bit 13 68000 Address Bit 16 68000 Address Bit 16 68000 Address Bit 17 68000 Address Bit 17 68000 Address Bit 18 68000 Address Bit 19 68000 Address Bit 19 68000 Address Bit 19		

Commodore

TITLE

IC, SM, GATE ARRAY, 4145R0F020, GAYLE

SIZE DRAWING NUMBER REV. SCALE SHEET 4 OF 6

2.0 PIN DESCRIPTIONS (CONTINUED)

IN IN IN	A21 A22 A23	68000 Address Bit 21 68000 Address Bit 22 68000 Address Bit 23 68000 Data Bit 7
		68000 Data Bit 7
		68000 Data Bit 5
		68000 Data Bit 4
		68000 Data Bit 3
		68000 Data Bit 2
		68000 Data Bit 1
		68000 Data Bit 0
		+5V
		Keyboard Reset In
		Floppy Write Enable Out
		Floppy Write Data Out
		Ground
OUT	MTRON	Floppy Motor On Out
OUT	MTRX	Floppy Motor Out
IN	DKWE	Floppy Write Enable In
IN	_DKWD	Floppy Write Data In
IN	_MTR	Floppy Motor In
IN	_SEL	Floppy Select In
OUT	_ODD_CIA	CIA Odd Chip Select
OUT	_EVEN_CIA	CIA Even Chip Select
IN	_CC_CD(1)	Memory Card Card Detect 1
IN	_CC_CD(2)	Memory Card Card Detect 2
IN	_CC_BVD(1)	Memory Card Battery Voltage Detect 1
IN	_CC_BVD(2)	Memory Card Battery Voltage Detect 2
		Memory Card Write Protect
		Memory Card Busy/Interrupt Request
		Memory Card Wait
		Bus Error Interrupt Request
		High Priority Interrupt Request
OC	_INT2	Low Priority Interrupt Request
	IN IN IO IO IO IO IO IO IO IO IO PWR IN OUT PWR OUT IN	IN A23 IN A23 IO D7 IO D6 IO D5 IO D4 IO D3 IO D2 IO D1 IO D0 PWR Vcc2 IN _KBRESET OUT DKWDB PWR Gnd4 OUT MTRON OUT MTRX IN DKWE IN _DKWD IN _MTR IN _SEL OUT _ODD_CIA OUT _CC_CD(1) IN _CC_CD(2) IN _CC_BVD(1) IN _CC_BVD(2) IN _CC_BUSY_IREC IN _WAIT OC _BERR OC _INT6

mm	100	ore

TITLE

IC, SM, GATE ARRAY, 4145R0F020, GAYLE

SIZE DRAWING NUMBER REV. SCALE SHEET 5 OF 6

391155

3.0 PHYSICAL REQUIREMENTS

3.1 MARKING

Parts shall be marked with Manufacturer's Part Number, Manufacturer's Identification, and EIA Date Code.

3.2 PACKAGING

The interconnected logic circuitry shall be contained in an 84-pin plastic leaded chip carrier (PLCC) plastic package with exterior dimensions per Figure 2.

4.0 ENVIRONMENTAL REQUIREMENTS

Units furnished to the requirements of this specification shall meet the following environmental resistance requirements (vendors shall furnish supporting documentation upon request):

Operating Temperature 0 to 70 deg. C

Operating Humidity 5 to 95% RH non-condensing

Operating Altitude 0 to 3000 meters Storage Temperature - 20 to + 85 deg. C

Storage Humidity 5 to 95% RH non-condensing

Storage Altitude 0 to 15,000 meters

4.1 PROCESS QUALIFICATION TESTS

Integrated circuits supplied to the requirements of this specification shall meet the requirements of Engineering Policy No. 1.02.008. Supporting documentation shall be supplied by vendor upon request.

4.2 ENVIRONMENTAL TEST CONDITIONS

Devices shall comply with the following environmental resistance tests per Commodore Engineering Policy 1.02.007.

- 1. Temperature/humidity (85 deg. C and 95% RH non-condensing) for 168 hours.
- 2. Operating life (1000 hours at 70 deg. C ambient temperature)
- 3. Solderability per MIL-STD-883, Method 2003
- 4.Pressure cooker (15 psig, 120 deg. C, and 100% RH for 24 hours)
- 5. Solvent resistance per MIL-STD-883, Method 2015, using water and trichloroethane
- 6. Solder temperature resistance (250 deg. C for five seconds)
- 7. ESD requirement MIL-STD 1686 Group 3

Note: Devices shall meet this specification's operating performance requirements after the above tests are completed.

4.3 MINIMUM ACCEPTANCE LEVEL

The minimum acceptance level of any lot shall be an AQL of 0.65 as defined by MIL-STD 105 single sampling techniques.

4.4 AGE OF DEVICES

Unit shall be rejected if EIA Date Code indicates an age of three (3) or more years.

Com	mod	lore
COIII		

TITLE

IC, SM, GATE ARRAY, 4145R0F020, GAYLE

SIZE DRAWING NUMBER REV. SCALE SHEET 6 OF 6

APPROVED VENDOR LIST

This sheet must be removed from this document before the document is shown or transmitted to a vendor.

Commodore Part Number	Vendor	Vendor Part Number
391155-01	CSG	4145R0FO20
391155-02	CSG	4145R0FO20A

Commodore

TITLE

IC, SM, GATE ARRAY, 4145R0F020, GAYLE

SIZE DRAWING NUMBER REV. SCALE SHEET i OF i