
CYA-Mem-1 MEGA-II-2 Video-3 IWM, Serial, Gameport RDY.H NMI.L IRQ.L INH.L DMA.L RESET.L AZR – W.P IRQ.L INH.L DMA.L 7M.H Q3.H RESET.L AZR-W.H OSTRETCH.L >CREF.H O14MD.H >PH0.H HDSEL.HC CHDSEL.H File: Capacitors-6.kicad_sch MADBUS[7..0]D RABUS[7..0]⊲ MDBUS[7..0]◇ DMADBUS[7..0] □RABUS[7..0] ◇MDBUS[7..0] M2BA0< ⊲м2ВА0 PH2.H< FastRR-W.H< RASD< CASD< □PH2.H □FastRR-W.H □RASD □CASD ⊃M2SEL.L BABUS[15..0] M2SEL.LD BABUS12 ⊃BABUS12 INTDEV6.LC MSEY1C MSEX1C ROMSELO.L< ROMSEL1.L< ROMOE-A16D< GROMSELO.L GROMSEL1.L GROMOE-A16D C060-67.0] GSW0-OAPL GSW1-CAPL GSW2 GSW3 File: CYA-Mem-1.kicad_sch File: RAM-9.kicad_sch >MSEY1 File: Video-3.kicad_sch File: IWM-4.kicad_sch MSEX1 C060-67.LD DABUS[15..0]
ODBUS[7..0]
OPPLITRIG.L
OKSEL1.L SPKR.HD — OKSEL2.L File: MEGA-II-2.kicad_sch IRQ.LC C038-F.LC >SPKR.H A2R-W.HC ABD, KEYGLU, Burn Edge, Gameport File: Sound-8.kicad_sch A2R-W.HC-C038-F.LD-RESET.LC->MDIN-OUT >SBUS[5..0] INTDEV6.LD 7M.HC PH0.HC Q3.HC File: Slots-7.kicad_sc MDBUS[7..0]♦ VBL.L< SW0-OAPL< SW1-CAPL< SW2< SW3< File: UG12-5.kicad_sch Redrawn by james@baldengineer bald.ee/bitpreserve Sheet: / File: Ilgs Schematic.kicad_sch
 Title: Apple IIgs ROM3 / 1 Mb

 Size: A3
 Date: 2023-01-28

 KiCad E.D.A. kicad (6.0.11)



Redrawn by james@baldengineer

ROM3 / 1 Mb IIgs

bald.ee/bitpreserve


Sheet: /CYA-Mem-1/
File: CYA-Mem-1.kicad_sch


Title: CPU and Fast Memory Controller (CYA)


Size: A3 Date: 2023-01-28 Rev: 2

KiCad E.D.A. kicad (6.0.11)

3 | 4 | 5







Redrawn by james@baldengineer

ROM3 / 1 Mb Ilgs

bald.ee/bitpreserve

Sheet: /Capacitors -6/
File: Capacitors -6.kicad_sch

Title: Capacitors (and Power Connector)

Size: A3 Date: 2023-01-28 Rev: 2

KiCad E.D.A. kicad (6.0.11) Id: 5/10

