GigaDevice Semiconductor Inc.

GD32F405xx Arm® Cortex®-M4 32-bit MCU

Datasheet



Table of Contents

Table	of Contents	1
List of	f Figures	4
List of	f Tables	5
1. Ge	eneral description	7
	evice overview	
2.1.	Device information	
2.2.	Block diagram	9
2.3.	Pinouts and pin assignment	10
2.4.	Memory map	13
2.5.	Clock tree	16
2.6.	Pin definitions	17
2.6	S.1. GD32F405Zx LQFP144 pin definitions	17
2.6	S.2. GD32F405Vx LQFP100 pin definitions	25
2.6	S.3. GD32F405Vx BGA100 pin definitions	31
2.6	6.4. GD32F405Rx LQFP64 pin definitions	38
2.6	S.5. GD32F405xx pin alternate functions	43
3. Fu	ınctional description	50
3.1.	Arm® Cortex®-M4 core	50
3.2.	On-chip memory	50
3.3.	Clock, reset and supply management	51
3.4.	Boot modes	51
3.5.	Power saving modes	52
3.6.	Analog to digital converter (ADC)	52
3.7.	Digital to analog converter (DAC)	53
3.8.	DM A	53
3.9.	General-purpose inputs/outputs (GPIOs)	53
3.10	. Timers and PWM generation	54
3.11.	. Real time clock (RTC) and backup registers	55
3.12	. Inter-integrated circuit (I2C)	55
3.13	· ,	
3.14		



		56	
	3.15.	Inter-IC sound (I2S)	. 57
	3.16.	Universal serial bus full-speed interface (USBFS)	57
	3.17.	Universal serial bus high-speed interface (USBHS)	. 57
	3.18.	Controller area network (CAN)	. 58
	3.19.	Secure digital input and output card interface (SDIO)	. 58
	3.20.	Digital camera interface (DCI)	. 58
	3.21.	Debug mode	. 58
	3.22.	Package and operation temperature	. 59
4	. Ele	ctrical characteristics	60
	4.1.	Absolute maximum ratings	. 60
	4.2.	Operating conditions characteristics	. 60
	4.3.	Power consumption	. 62
	4.4.	EMC characteristics	. 70
	4.5.	Power supply supervisor characteristics	. 70
	4.6.	Electrical sensitivity	71
	4.7.	External clock characteristics	72
	4.8.	Internal clock characteristics	74
	4.9.	PLL characteristics	. 75
	4.10.	Memory characteristics	. 77
	4.11.	NRST pin characteristics	77
	4.12.	GPIO characteristics	. 78
	4.13.	ADC characteristics	. 80
	4.14.	Temperature sensor characteristics	. 82
	4.15.	DAC characteristics	. 82
	4.16.	I2C characteristics	. 83
	4.17.	SPI characteristics	. 84
	4.18.	I2S characteristics	. 86
	4.19.	USART characteristics	. 86
	4.20.	SDIO characteristics	. 87
	4.21.	CAN characteristics	. 87
	1 22	IISRES characteristics	Q 7





	ODOZI TOOMDUIGOTICCI
	89
4.24. TIMER characteristics	89
4.25. Camera interface (DCI) characteristics	s90
4.26. WDGT characteristics	90
4.27. Parameter conditions	90
5. Package information	91
5.1. LQFP144 package outline dimensions	91
5.2. BGA100 package outline dimensions	92
5.3. LQFP100 package outline dimensions	94
5.4. LQFP64 package outline dimensions	96
5.5. Thermal characteristics	97
6. Ordering information	99
7. Revision history	100



List of Figures

Figure 2-1. GD32F405xx block diagram	9
Figure 2-2. GD32F405Vx BGA100 pinouts	10
Figure 2-3. GD32F405Zx LQFP144 pinouts	11
Figure 2-4. GD32F405Vx LQFP100 pinouts	12
Figure 2-5. GD32F405Rx LQFP64 pinouts	12
Figure 2-6. GD32F405xx clock tree	16
Figure 4-1. Recommended power supply decoupling capacitors (1) (2)	
Figure 4-2. Typical supply current consumption in Run mode	67
Figure 4-3. Typical supply current consumption in Sleep mode	68
Figure 4-4. Recommended external NRST pin circuit	78
Figure 4-5. I/O port AC characteristics definition	79
Figure 4-6. USBFS timings: definition of data signal rise and fall time	88
Figure 5-1. LQFP144 package outline	91
Figure 5-2. BGA100 package outline	
Figure 5-3. LQFP100 package outline	
Figure 5-4. LQFP64 package outline	
· ·g···· · · · = -·· · · · · · · · · · · · ·	



List of Tables

Table 2-1. GD32F405xx devices features and peripheral list	8
Table 2-2. GD32F405xx memory map	13
Table 2-3. GD32F405Zx LQFP144 pin definitions	17
Table 2-4. GD32F405Vx LQFP100 pin definitions	25
Table 2-5. GD32F405Vx BGA100 pin definitions	31
Table 2-6. GD32F405Rx LQFP64 pin definitions	38
Table 2-7. Port Aalternate functions summary	43
Table 2-8. Port Balternate functions summary	44
Table 2-9. Port Calternate functions summary	45
Table 2-10. Port Dalternate functions summary	46
Table 2-11. Port Ealternate functions summary	47
Table 2-12. Port F alternate functions summary	48
Table 2-13. Port G alternate functions summary	49
Table 4-1. Absolute maximum ratings(1) (4)	60
Table 4-2. DC operating conditions	60
Table 4-3. Clock frequency ⁽¹⁾	61
Table 4-4. Operating conditions at Power up / Power down(1)	61
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	61
Table 4-6. Power saving mode wakeup timings characteristics (1)(2)	62
Table 4-7. Power consumption characteristics (2)(3)(4)(5)	62
Table 4-8. Peripheral current consumption characteristics ⁽¹⁾	68
Table 4-9. EMS characteristics ⁽¹⁾	70
Table 4-10. Power supply supervisor characteristics	70
Table 4-11. ESD characteristics ⁽¹⁾	71
Table 4-12. Static latch-up characteristics ⁽¹⁾	72
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic	
characteristics	72
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	72
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic charac	teristics
	72
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	73
Table 4-17. High speed internal clock (IRC16M) characteristics	74
Table 4-18. High speed internal clock (IRC48M) characteristics	74
Table 4-19. Low speed internal clock (IRC32K) characteristics	75
Table 4-20. PLL characteristics	75
Table 4-21. PLLI2S characteristics	76
Table 4-22. PLLSAI characteristics	76
Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics	76
Table 4-24. Flash memory characteristics	77
Table 4-25. NRST pin characteristics	77
Table 4-26. I/O port DC characteristics ^{(1) (3)}	78






Table 4-27. I/O port AC characteristics ⁽¹⁾⁽²⁾	79
Table 4-28. ADC characteristics	80
Table 4-29. ADC RAIN max for f _{ADC} = 40 MHz	80
Table 4-30. ADC dynamic accuracy at f _{ADC} = 30 MHz	81
Table 4-31. ADC dynamic accuracy at f _{ADC} = 30 MHz	
Table 4-32. ADC dynamic accuracy at f _{ADC} = 36 MHz	81
Table 4-33. ADC dynamic accuracy at f _{ADC} = 40 MHz	81
Table 4-34. ADC static accuracy at f _{ADC} = 15 MHz	81
Table 4-35. Temperature sensor characteristics ⁽¹⁾	82
Table 4-36. DAC characteristics	82
Table 4-37. I2C characteristics ⁽¹⁾⁽²⁾	83
Table 4-38. Standard SPI characteristics (1)	84
Table 4-39. I2S characteristics ^{(1) (2)}	86
Table 4-40. USART characteristics ⁽¹⁾	86
Table 4-41. SDIO characteristics ^{(1) (2)}	
Table 4-42. USBFS start up time	87
Table 4-43. USBFS DC electrical characteristics	
Table 4-44. USBFS full speed-electrical characteristics ⁽¹⁾	88
Table 4-53. TIMER characteristics ⁽¹⁾	89
Table 4-55. DCMI characteristics ⁽¹⁾	90
Table 4-56. FW DGT min/max time out period at 32 kHz (IRC32K) (1)	90
Table 4-57. WWDGT min-max time out value at 42 MHz (f _{PCLK1}) ⁽¹⁾	90
Table 5-1. LQFP144 package dimensions	92
Table 5-2. BGA100 package dimensions	93
Table 5-3. LQFP100 package dimensions	94
Table 5-4. LQFP64 package dimensions	
Table 5-5. Package thermal characteristics ⁽¹⁾	97
Table 6-1. Part ordering code for GD32F405xx devices	99
Table 7-1. Revision history	100



1. General description

The GD32F405xx device belongs to the connectivity line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features a Floating Point Unit (FPU) that accelerates single precision floating point math operations and supports all Arm® single precision instructions and data types. It implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F405xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 168 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 192 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to eight general 16-bit timers, two 16-bit PWM advanced-control timers, two 32-bit general timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, four USARTs and two UARTs, two I2Ss, two CANs, a SDIO, USBFS and USBHS. Additional peripherals as Digital camera interface (DCI) is included.

The device operates from a 2.6 to 3.6V power supply and available in –40 to +85 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F405xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, automotive navigation, drone, IoT and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F405xx devices features and peripheral list

5 4 11 1		GD32F405xx									
ı	Part Number	RE	RG	RK	VG	VK	VG	VK	ZG	ZK	
	Code area (KB)	512	512	512	512	512	512	512	512	512	
Flash	Data area (KB)	0	512	2560	512	2560	512	2560	512	2560	
_	Total (KB)	512	1024	3072	1024	3072	1024	3072	1024	3072	
	SRAM (KB)	192	192	192	192	192	192	192	192	192	
	General	8	8	8	8	8	8	8	8	8	
	timer(16-bit)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	
	General timer	2	2	2	2	2	2	2	2	2	
	(32-bit)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	
	Advanced	2	2	2	2	2	2	2	2	2	
Timers	timer(16-bit)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	
Tin	Basic timer(16-	2	2	2	2	2	2	2	2	2	
	bit)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	
	SysTick	1	1	1	1	1	1	1	1	1	
	Watchdog	2	2	2	2	2	2	2	2	2	
	RTC	1	1	1	1	1	1	1	1	1	
	USART	4	4	4	4	4	4	4	4	4	
	UART	2	2	2	2	2	2	2	2	2	
	I2C	3	3	3	3	3	3	3	3	3	
Connectivity	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	
Sonn	SDIO	1	1	1	1	1	1	1	1	1	
0	CAN	2	2	2	2	2	2	2	2	2	
	USB	FS+HS									
	DCI	1	1	1	1	1	1	1	1	1	
	GPIO	51	51	51	82	82	82	82	114	114	
	ADC(CHs)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(24)	3(24)	
	DAC	2	2	2	2	2	2	2	2	2	
	Package		LQFP64		LQFF	P100	BG	A100	LQFI	P144	



2.2. Block diagram

Powered By LDO (1.2V) Flash Memory ${\lbrace \rbrace}$ SW/JTAG TPIU FMC Powered By VDDA ARM Cortex-M4 AHB DAC Processor TCMSRAM Fmax: 168MHz Interconnect SRAM0 LVD PLLs SRAM1 DMA0 Р Matrix (Fmax=168MHz) IRC16M IRC32K DMA1 BKPSRAM CRC GPIO RCU USBHS AHB1 Peripherals TRNG DCI USBFS AHB2 Peripherals AHB Interconnect Matrix (Fmax=168MHz) SYSCFG СТС IVREF TIMER10 CAN1 APB2 TIMER9 TIMER13 CAN0 (Fmax=84MHz) TIMER8 TIMER12 EXTI TIMER7 TIMER11 SDIO TIMER0 TIMER6 UART4 USART5 TIMER5 UART3 SPI0 ADC0~2 USART0 TIMER4 USART2 APB1 TIMER3 USART1 TIMER2 I2C2 TIMER1 I2C1 WWDGT I2C0 POR/ PDR I2S2_add SAR SPI2/I2S2 ADC SPI1/I2S1 LDO FWDGT I2S1_add PMU HXTAL Powered By VDD

LXTAL

Powered By VBAT

Figure 2-1. GD32F405xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32F405Vx BGA100 pinouts






Figure 2-3. GD32F405Zx LQFP144 pinouts






Figure 2-4. GD32F405Vx LQFP100 pinouts





Figure 2-5. GD32F405Rx LQFP64 pinouts





2.4. Memory map

Table 2-2. GD32F405xx memory map

Pre-defined			
Regions	Bus	Address	Peripherals
		0xC000 0000 - 0xDFFF FFFF	Reserved
External		0xA000 1000 - 0xBFFF FFFF	Reserved
Device	A L ID	0xA000 0000 - 0xA000 0FFF	Reserved
	AHB	0x9000 0000 - 0x9FFF FFFF	Reserved
External RAM		0x7000 0000 - 0x8FFF FFFF	Reserved
		0x6000 0000 - 0x6FFF FFFF	Reserved
		0x5006 0C00 - 0x5FFF FFFF	Reserved
		0x5006 0800 - 0x5006 0BFF	TRNG
	ALIDO	0x5005 0400 - 0x5006 07FF	Reserved
	AHB2	0x5005 0000 - 0x5005 03FF	DCI
		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	USBHS
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	Reserved
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	DMA1
		0x4002 6000 - 0x4002 63FF	DMA0
Peripheral		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	BKP SRAM
		0x4002 3C00 - 0x4002 3FFF	FMC
	AHB1	0x4002 3800 - 0x4002 3BFF	RCU
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	GPIOI
		0x4002 1C00 - 0x4002 1FFF	GPIOH
		0x4002 1800 - 0x4002 1BFF	GPIOG
		0x4002 1400 - 0x4002 17FF	GPIOF
		0x4002 1000 - 0x4002 13FF	GPIOE
		0x4002 0C00 - 0x4002 0FFF	GPIOD
		0x4002 0800 - 0x4002 0BFF	GPIOC
		0x4002 0400 - 0x4002 07FF	GPIOB
		0x4002 0000 - 0x4002 03FF	GPIOA



Pre-defined			400XXDatasricct
Regions	Bus	Address	Peripherals
		0x4001 6C00 - 0x4001 FFFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	Reserved
		0x4001 5000 - 0x4001 53FF	Reserved
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER10
		0x4001 4400 - 0x4001 47FF	TIMER9
		0x4001 4000 - 0x4001 43FF	TIMER8
		0x4001 3C00 - 0x4001 3FFF	EXTI
		0x4001 3800 - 0x4001 3BFF	SYSCFG
		0x4001 3400 - 0x4001 37FF	Reserved
	APB2	0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	SDIO
		0x4001 2400 - 0x4001 2BFF	Reserved
		0x4001 2300 - 0x4001 23FF	ADC0 ⁽¹⁾
		0x4001 2200 - 0x4001 22FF	ADC2
		0x4001 2100 - 0x4001 21FF	ADC1
		0x4001 2000 - 0x4001 20FF	ADC0
		0x4001 1800 - 0x4001 1FFF	Reserved
		0x4001 1400 - 0x4001 17FF	USART5
		0x4001 1000 - 0x4001 13FF	USART0
		0x4001 0800 - 0x4001 0FFF	Reserved
		0x4001 0400 - 0x4001 07FF	TIMER7
		0x4001 0000 - 0x4001 03FF	TIMER0
		0x4000 C800 - 0x4000 FFFF	Reserved
		0x4000 C400 - 0x4000 C7FF	IREF
		0x4000 8000 - 0x4000 C3FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
	4.00.4	0x4000 6C00 - 0x4000 6FFF	CTC
	APB1	0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	12C2
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3



Pre-defined	Bus	Address	Paripharala
Regions	bus	Address	Peripherals
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2003 0000 - 0x2006 FFFF	Reserved
SRAM	AHB	0x2002 0000 - 0x2002 FFFF	Reserved
		0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)
		0x1FFF C010 - 0x1FFF FFFF	Reserved
		0x1FFF C000 - 0x1FFF C00F	Option bytes(Bank 0)
		0x1FFF 7A10 - 0x1FFF BFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	OTP(512B)
		0x1FFF 0000 - 0x1FFF 77FF	Boot loader(30KB)
		0x1FFE C010 - 0x1FFE FFFF	Reserved
Code	AHB	0x1FFE C000 - 0x1FFE C00F	Option bytes(Bank 1)
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	TCMSRA M(64KB)
		0x0830 0000 - 0x0FFF FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash(3072KB)
		0x0000 0000 - 0x07FF FFFF	Aliased to the boot device

Note:

(1) ADC_SSTAT, ADC_SYNCCTL, ADC_SYNCDATA based on base address of ADC0.



2.5. Clock tree

Figure 2-6. GD32F405xx clock tree CK_HXTAL ____ /2 to /31 32.768 KHz LXTAL OSC CK_RTC (to RTC) 10 RTCSRC[1:0] CK FWDGT 32 KHz IRC32K (to FWDGT) -CK_SYS - CK_PLLI2SR - CK_HXTAL CKOUT1DIV ÷1,2,3,4,5 - CK_PLLP HCLK (to AHB bus, Cortex-M4, SRAM, DMA, peripherals) — CK_IRC16M — CK_LXTAL — CK_HXTAL CK_CST (to Cortex-M4 SysTick) CKOUT0DIV ÷1,2,3,4,5 CK_PLLP FCLK (free running clock) CKOUT0SEL[1:0] 42 MHz max SCS[1:0] Prescaler ÷1,2,4,8,16 CK_IRC16M TIMER1,2,3,4,5,6 168 MHz max CK TIMERX to TIMERX 5,6,11,12,13 AHB Prescaler ÷1,2...512 CK_HXTAL TIMERx enable -CK_PLLP APB2 Prescaler ÷1,2,4,8,16 PCLK2 to APB2 peripherals 84 MHz max 4-32 MHz HXTAL TIMER0,7,8, 9,10 CK_APB2 x1 x2 or x4 PLLSEL to TIMER0,7, 8,9,10 168 MHz max TIMERx enable -СТС /PSC CK_ADCx to ADC0,1,2 ADC Prescaler XN /R 40 MHz max CK_CTC PLL48MSEL Peripheral enable 12SS EL USBFS USBHS TRNG CK_I2Sx Peripheral enable I2S CKIN EMBPHY

Legend:

USBHS PHY clock 24MHz to 60MH

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC16M: Internal 16M RC oscillators IRC32K: Internal 32K RC oscillator IRC48M: Internal 48M RC oscillators

CK_USBHS_ULPI

to USBHS ULPI

Peripheral enable -



2.6. Pin definitions

2.6.1. GD32F405Zx LQFP144 pin definitions

Table 2-3. GD32F405Zx LQFP144 pin definitions

Din Name	Dis.	Pin	I/O	Formations described
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
DEO	4	1/0	EV/T	Default: PE2
PE2	1	VO	5VT	Alternate: TRACECK, EVENTOUT
PE3	2	VO	5VT	Default: PE3
FLS	2	V	371	Alternate:TRACED0, EVENTOUT
PE4	3	VO	5VT	Default: PE4
1 57	0	70	371	Alternate:TRACED1, DCI_D4, EVENTOUT
PE5	4	VO	5VT	Default: PE5
. 20			• • • • • • • • • • • • • • • • • • • •	Alternate:TRACED2,TIMER8_CH0, DCI_D6, EVENTOUT
PE6	5	VO	5VT	Default: PE6
_				Alternate:TRACED3,TIMER8_CH1, DCI_D7, EVENTOUT
V _{BAT}	6	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	7	VO	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-	8		5VT	Default: PC14
OSC32IN		VO		Alternate: EVENTOUT
03032111				Additional: OSC32IN
PC15-	PC15-			Default: PC15
OSC32OU	9	VO	5VT	Alternate: EVENTOUT
Т	T Addition			Additional: OSC32OUT
PF0	PF0 10	10 VO	5VT	Default: PF0
110	10	70	3 1 1	Alternate:I2C1_SDA, EVENTOUT, CTC_SYNC
PF1	11	VO	5VT	Default: PF1
ГП	11	/0	3 7 1	Alternate: I2C1_SCL, EVENTOUT
PF2	12	VO	5VT	Default: PF2
112	12	10	371	Alternate: I2C1_SMBA, EVENTOUT
				Default: PF3
PF3	13	VO	5VT	Alternate: EVENTOUT, I2C1_TXFRAME
				Additional: ADC2_IN9
				Default: PF4
PF4	14	VO	5VT	Alternate: EVENTOUT
				Additional: ADC2_IN14
				Default: PF5
PF5	15	VO	5VT	Alternate: EVENTOUT
				Additional: ADC2_IN15
Vss	16	Р	-	Default: Vss



				GD321 403XXDataSHeet		
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
V_{DD}	17	Р	-	Default: V _{DD}		
				Default: PF6		
PF6	18	VO	5VT	Alternate:TIMER9_CH0, EVENTOUT		
				Additional: ADC2_IN4		
				Default: PF7		
PF7	19	VO	5VT	Alternate:TIMER10_CH0, EVENTOUT		
				Additional: ADC2_IN5		
				Default: PF8		
PF8	20	VO	5VT	Alternate: TIMER12_CH0, EVENTOUT		
				Additional: ADC2_IN6		
				Default: PF9		
PF9	21	VO	5VT	Alternate: TIMER13_CH0, EVENTOUT		
				Additional: ADC2_IN7		
				Default: PF10		
PF10	22	VO	5VT	Alternate: DCI_D11, EVENTOUT		
				Additional: ADC2_IN8		
				Default: PH0, OSCIN		
PH0	23	VO	5VT	Alternate: EVENTOUT		
				Additional: OSCIN		
				Default: PH1, OSCOUT		
PH1	24	VO	5VT	Alternate: EVENTOUT		
				Additional: OSCOUT		
NRST	25	-	-	Default: NRST		
				Default: PC0		
PC0	26	VO	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT		
				Additional: ADC012_IN10		
				Default: PC1		
PC1	27	VO	5VT	Alternate:SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,		
10.				EVENTOUT		
				Additional: ADC012_IN11		
				Default: PC2		
PC2	28	VO	5VT	Alternate:SPI1_MISO,I2S1_ADD_SD,USBHS_ULPI_DIR,		
. 52	20			EVENTOUT		
				Additional: ADC012_IN12		
				Default: PC3		
PC3	29	VO	5VT	Alternate:SPI1_MOSI,I2S1_SD,USBHS_ULPI_NXT,		
				EVENTOUT		
				Additional: ADC012_IN13		
V_{DD}	30	Р	-	Default: V _{DD}		
V _{SSA}	31	Р	-	Default: V _{SSA}		
V_{REFP}	32	Р	-	Default: V _{REF+}		
V_{DDA}	33	Р	-	Default: V _{DDA}		



		D'	1/0	GD321 403XXDalaSheet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PAO-WKUP	34	VO	5VT	Default: PA0 Alternate:TIMER1_CH0,TIMER1_ETI,TIMER4_CH0, TIMER7_ETI,USART1_CTS, UART3_TX, EVENTOUT Additional: ADC012_IN0, WKUP
PA 1	35	VO	5VT	Default: PA1 Alternate:TIMER1_CH1, TIMER4_CH1, USART1_RTS, UART3_RX, EVENTOUT Additional: ADC012_IN1
PA2	36	VO	5VT	Default: PA2 Alternate:TIMER1_CH2,TIMER4_CH2,TIMER8_CH0, L2S_CKIN, USART1_TX, EVENTOUT Additional: ADC012_IN2
PA3	37	VO	5VT	Default: PA3 Alternate:TIMER1_CH3,TIMER4_CH3,TIMER8_CH1, I2S1_MCK,USART1_RX,USBHS_ULPI_D0, EVENTOUT Additional: ADC012_IN3
Vss	38	Р	-	Default: V _{SS}
V_{DD}	39	Р	-	Default: V _{DD}
PA4	40	VO		Default: PA4 Alternate:SPI0_NSS,SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, EVENTOUT Additional: ADC01_IN4, DAC_OUT0
PA5	41	VO		Default: PA5 Alternate:TIMER1_CH0,TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT Additional: ADC01_IN5, DAC_OUT1
PA 6	42	VO	5VT	Default: PA6 Alternate:TIMER0_BRKIN,TIMER2_CH0,TIMER7_BRKIN,SPI0 _MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, EVENTOUT Additional: ADC01_IN6
PA7	43	VO	5VT	Default: PA7 Alternate:TIMER0_CH0_ON,TIMER2_CH1, TIMER7_CH0_ON,SPI0_MOSI,TIMER13_CH0, EVENTOUT Additional: ADC01_IN7
PC4	44	VO	5VT	Default: PC4 Alternate: EVENTOUT Additional: ADC01_IN14
PC5	45	VO	5VT	Default: PC5 Alternate:USART2_RX, EVENTOUT Additional: ADC01_IN15
PB0	46	VO	5VT	Default: PB0



				GD32F403XXDalasheet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate:TIMER0_CH1_ON,TIMER2_CH2,TIMER7_CH1_ON,
				SPI2_MOSI,I2S2_SD,USBHS_ULPI_D1, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
				Default: PB1
DD.4	47		5) /T	Alternate:TIMER0_CH2_ON,TIMER2_CH3,TIMER7_CH2_ON,
PB1	47	VO	5VT	USBHS_ULPI_D2, SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	48	VO	5VT	Alternate:TIMER1_CH3,SPI2_MOSI,I2S2_SD,USBHS_ULPI_D
				4, SDIO_CK, EVENTOUT
DE	40		-> (Default: PF11
PF11	49	VO	5VT	Alternate: DCI_D12, EVENTOUT
DELO				Default: PF12
PF12	50	VO	5VT	Alternate: EVENTOUT
Vss	51	Р	-	Default: V _{SS}
V _{DD}	52	Р	-	Default: V _{DD}
				Default: PF13
PF13	53	VO	5VT	Alternate: EVENTOUT
				Default: PF14
PF14	54	VO	5VT	Alternate: EVENTOUT
				Default: PF15
PF15	55	VO	5VT	Alternate: EVENTOUT
_				Default: PG0
PG0	56	VO	5VT	Alternate: EVENTOUT
				Default: PG1
PG1	57	VO	5VT	Alternate: EVENTOUT
				Default: PE7
PE7	58	VO	5VT	Alternate: TIMER0_ETI, EVENTOUT
			_	Default: PE8
PE8	59	VO	5VT	Alternate: TIMER0_CH0_ON, EVENTOUT
				Default: PE9
PE9	60	VO	5VT	Alternate: TIMER0_CH0, EVENTOUT
Vss	61	Р	-	Default: V _{SS}
V _{DD}	62	Р	-	Default: V _{DD}
				Default: PE10
PE10	63	VO	5VT	Alternate: TIMER0_CH1_ON, EVENTOUT
				Default: PE11
PE11	64	64 VO	5VT	Alternate:TIMER0_CH1, EVENTOUT
				Default: PE12
PE12	65	VO	5VT	Alternate:TIMER0_CH2_ON, EVENTOUT
PE13	66	VO	5VT	Default: PE13
1 [13	00	,,,	JVI	DOTAGIL TETO



		D'	1/0	GD321 403XXDalasheet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate:TIMER0_CH2, EVENTOUT
DE1.4	67	VO	5VT	Default: PE14
PE14	67	100	501	Alternate:TIMER0_CH3, EVENTOUT
DE4.c	00	VO	C) /T	Default: PE15
PE15	68	100	5VT	Alternate: TIMER0_BRKIN, EVENTOUT
				Default: PB10
PB10	69	VO	5VT	Alternate: TIMER1_CH2,I2C1_SCL, SPI1_SCK, I2S1_CK,
FBIO	09		3 1	12S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7,
				EVENTOUT
				Default: PB11
PB11	70	VO	5VT	Alternate:TIMER1_CH3,I2C1_SDA,I2S_CKIN,USART2_RX,US
				BHS_ULPI_D4, EVENTOUT
NC	71	-	-	-
V_{DD}	72	Р	-	Default: V _{DD}
				Default: PB12
PB12	73	VO	5VT	Alternate:TIMER0_BRKIN,I2C1_SMBA,SPI1_NSS, I2S1_WS,
1012	73		1 00 1	USART2_CK, CAN1_RX, USBHS_ULPI_D5, USBHS_ID,
				EVENTOUT
				Default: PB13
				Alternate:TIMER0_CH0_ON,SPI1_SCK,I2S1_CK,
PB13	74	VO	5VT	USART2_CTS,CAN1_TX,USBHS_ULPI_D6, EVENTOUT,
				12C1_TXFRA ME
				Additional: USBHS_VBUS
				Default: PB14
PB14	75	VO	5VT	Alternate:TIMER0_CH1_ON,TIMER7_CH1_ON,SPI1_MISO,I2
] 3 1	S1_ADD_SD,USART2_RTS,TIMER11_CH0,USBHS_DM,
				EVENTOUT
				Default: PB15
PB15	76	VO	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON,
				SP1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP,
				EVENTOUT
PD8	77	VO	5VT	Default: PD8
				Alternate: USART2_TX, EVENTOUT
PD9	78	VO	5VT	Default: PD9
		VO		Alternate: USART2_RX, EVENTOUT
PD10	79		5VT	Default: PD10
				Alternate: USART2_CK, EVENTOUT Default: PD11
PD11	80	VO	5VT	Alternate: USART2 CTS, EVENTOUT
				Default: PD12
PD12	81	VO	5VT	Alternate: TIMER3_CH0,USART2_RTS , EVENTOUT
PD13	82	VO	5VT	Default: PD13
נוטו	02	,,,	J V I	Doradii. 1 D TO



		Pin	I/O	GB321 403AABata311cct
Pin Name	Pins		Level ⁽²⁾	Functions description
				Alternate: TIMER3_CH1, EVENTOUT
V_{SS}	83	Р	-	Default: V _{SS}
V_{DD}	84	Р	-	Default: V _{DD}
DD4.4	0.5	VO	5) /T	Default: PD14
PD14	85		5VT	Alternate: TIMER3_CH2, EVENTOUT
DD45	00	1/0	5) /T	Default: PD15
PD15	86	VO	5VT	Alternate:TIMER3_CH3, EVENTOUT, CTC_SYNC
PG2	87	VO	5VT	Default: PG2
PG2	01	10	371	Alternate: EVENTOUT
DOO	00	1/0	5) /T	Default: PG3
PG3	88	VO	5VT	Alternate: EVENTOUT
PG4	89	VO	5VT	Default: PG4
PG4	09	10	301	Alternate: EVENTOUT
DO.	00	1/0	5\/T	Default: PG5
PG5	90	VO	5VT	Alternate: EVENTOUT
DOC	04	1/0	C) / T	Default: PG6
PG6	91	VO	5VT	Alternate: DCI_D12, EVENTOUT
PG7	92		5\ /T	Default: PG7
PG/	92	VO	5VT	Alternate: USART5_CK, DCI_D13, EVENTOUT
PG8	93	1/0	5VT	Default: PG8
FG0	93	VO		Alternate: USART5_RTS, EVENTOUT
Vss	94	Р	-	Default: V _{SS}
V_{DD}	95	Р	-	Default: V _{DD}
				Default: PC6
PC6	96	VO	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
				Default: PC7
PC7	97	VO	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK,
				I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT
				Default: PC8
PC8	98	VO	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
				Default: PC9
PC9	99	VO	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
				Default: PA8
PA8	100	100 VO	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK,
				USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC
				Default: PA9
PA9	101)1 VO	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
				USARTO_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS



		GD32F405XXDatasneet				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
PA 10	102	VO	5VT	Default: PA10 Alternate: TIMER0_CH2, I2C2_TXFRAME, USART0_RX, USBFS_ID, DCI_D1, EVENTOUT		
PA 11	103	VO	5VT	Default: PA11 Alternate: TIMER0_CH3, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, EVENTOUT		
PA12	104	VO	5VT	Default: PA12 Alternate: TIMER0_ETI, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, EVENTOUT		
PA13	105	VO	5VT	Default: JTMS, SWDIO, PA13 Alternate: EVENTOUT		
NC	106	-	-	-		
Vss	107	Р	-	Default: V _{SS}		
V_{DD}	108	Р	-	Default: V _{DD}		
PA14	109	VO	5VT	Default: JTCK, SWCLK, PA14 Alternate: EVENTOUT		
PA15	110	VO	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT		
PC10	111	VO	5VT	Default: PC10 Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT		
PC11	112	VO	5VT	Default: PC11 Alternate: l2S2_ADD_SD, SPl2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT		
PC12	113	VO	5VT	Default: PC12 Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT		
PD0	114	VO	5VT	Default: PD0 Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EVENTOUT		
PD1	115	VO	5VT	Default: PD1 Alternate: SP11_NSS, I2S1_WS, CAN0_TX, EVENTOUT		
PD2	116	VO	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT		
PD3	117	VO	5VT	Default: PD3 Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS, DCI_D5, EVENTOUT		
PD4	118	VO	5VT	Default: PD4 Alternate: USART1_RTS, EVENTOUT		
PD5	119	VO	5VT	Default: PD5 Alternate: USART1_TX, EVENTOUT		



			I/O	OBSZI TOSAADAIASTICCI
Pin Name	Pins	Pin Type ⁽¹⁾	Level ⁽²⁾	Functions description
Vss	120	Р	-	Default: V _{SS}
V_{DD}	121	Р	-	Default: V _{DD}
PD6	122	VO	5VT	Default: PD6 Alternate: SPl2_MOSI, l2S2_SD, USART1_RX, DCl_D10,
PD7	123	VO	5VT	EVENTOUT Default: PD7 Alternate: USA PT4 CK - D/FNFOUT
PG9	124	VO	5VT	Alternate: USART1_CK, EVENTOUT Default: PG9 Alternate: USART5_RX, DCL_VSYNC, EVENTOUT
PG10	125	VO	5VT	Default: PG10 Alternate: DCI_D2, EVENTOUT
PG11	126	VO	5VT	Default: PG11 Alternate: DCI_D3, EVENTOUT
PG12	127	VO	5VT	Default: PG12 Alternate: USART5_RTS, EVENTOUT
PG13	128	VO	5VT	Default: PG13 Alternate: TRACED2, USART5_CTS, EVENTOUT
PG14	129	VO	5VT	Default: PG14 Alternate:TRACED3, USART5_TX, EVENTOUT
V_{SS}	130	Р	-	Default: V _{SS}
V_{DD}	131	Р	-	Default: V _{DD}
PG15	132	VO	5VT	Default: PG15 Alternate: USART5_CTS, DCI_D13, EVENTOUT
PB3	133	VO	5VT	Default: JTDO, PB3 Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT
PB4	134	VO	5VT	Default: NJTRST, PB4 Alternate: TIMER2_CH0, I2C0_TXFRAME, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDI0_D0, EVENTOUT
PB5	135	VO	5VT	Default: PB5 Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, DCI_D10, EVENTOUT
PB6	136	VO	5VT	Default: PB6 Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT
PB7	137	VO	5VT	Default: PB7 Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC, EVENTOUT
BOOT0	138	VO	5VT	Default: BOOT0
PB8	139	VO	5VT	Default: PB8



Pin Name	Pins	Pin	I/O Level ⁽²⁾	Functions description
		1960	20101	Alternate: TIMER1 CH0, TIMER1 ETI, TIMER3 CH2,
				TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6,
				EVENTOUT
				Default: PB9
PB9	140	VO	5VT	Alternate:TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
PD9	140	100		I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT
PE0	141	VO	5VT	Default: PE0
FLO	141	VO	371	Alternate:TIMER3_ETI, DCI_D2, EVENTOUT
PE1	142	VO	5VT	Default: PE1
r L i	142	10	571	Alternate:TIMER0_CH1_ON, DCI_D3, EVENTOUT
PDR_ON	143	Р	-	Default: PDR_ON
V_{DD}	144	Р	-	Default: V _{DD}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.2. GD32F405Vx LQFP100 pin definitions

Table 2-4. GD32F405Vx LQFP100 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	VO	5VT	Default: PE2
,	·	,,,	0 1	Alternate: TRACECK, EVENTOUT
PE3	2	VO	5VT	Default: PE3
1 20		,,	3 7 1	Alternate: TRACED0, EVENTOUT
PE4	3	VO	5VT	Default: PE4
1 5	,	,,	3 7 1	Alternate: TRACED1, DCI_D4, EVENTOUT
PE5	4	VO	5VT	Default: PE5
PES	4	10		Alternate:TRACED2,TIMER8_CH0, DCI_D6, EVENTOUT
PE6	5	1/0	5VT	Default: PE6
PEO	ວ	VO		Alternate: TRACED3, TIMER8_CH1, DCI_D7, EVENTOUT
V_{BAT}	6	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	7	VO	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-				Default: PC14
OSC32IN	8	VO	5VT	Alternate: EVENTOUT
USUSZIN				Additional: OSC32IN
PC15-	9	VO	5VT	Default: PC15
OSC32O	Э	10	371	Alternate: EVENTOUT



		Pin	I/O	GD321 403XXDatasheet
Pin Name	Pins		Level ⁽²⁾	Functions description
UT				Additional: OSC32OUT
V_{SS}	10	Р	-	Default: V _{SS}
V_{DD}	11	Р	-	Default: V _{DD}
				Default: PH0, OSCIN
PH0	12	VO	5VT	Alternate: EVENTOUT
				Additional: OSCIN
				Default: PH1, OSCOUT
PH1	13	VO	5VT	Alternate: EVENTOUT
				Additional: OSCOUT
NRST	14	-	-	Default: NRST
				Default: PC0
PC0	15	VO	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
PC1	16	VO	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
PCI	10	10	301	EVENTOUT
				Additional: ADC012_IN11
				Default: PC2
PC2	17	VO	5VT	Alternate: SP11_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
PG2	17	10		EVENTOUT
				Additional: ADC012_IN12
				Default: PC3
PC3	18	VO	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,
. 00	.0			EVENTOUT
				Additional: ADC012_IN13
V_{DD}	19	Р	-	Default: V _{DD}
V_{SSA}	20	Р	-	Default: V _{SSA}
V_{REF+}	21	Р	-	Default: V _{REF+}
V_{DDA}	22	Р	-	Default: V _{DDA}
				Default: PA0
PAO-	23	VO	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
WKUP	20	,,		TIMER7_ETI, USART1_CTS, UART3_TX, EVENTOUT
				Additional: ADC012_IN0, WKUP
				Default: PA1
PA1 24	VO	5VT	Alternate:TIMER1_CH1, TIMER4_CH1, USART1_RTS,	
	,,	OVI	UART3_RX, EVENTOUT	
				Additional: ADC012_IN1
				Default: PA2
PA2	25	VO	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,
1/12	20	,,,	I VC	I2S_CKIN, USART1_TX, EVENTOUT
				Additional: ADC012_IN2
PA3	26	VO	5VT	Default: PA3



				GD321 403XXDalaSHeet
Pin Name	Pins	Pin	I/O	Functions description
		Type(1)	Level ⁽²⁾	
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
				I2S1_MCK, USART1_RX, USBHS_ULPI_D0, EVENTOUT
.,				Additional: ADC012_IN3
V _{SS}	27	Р	-	Default: V _{SS}
V_{DD}	28	Р	-	Default: V _{DD}
				Default: PA4
PA4	29	VO		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
				USBHS_SOF, DCI_HSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
				Default: PA5
PA5	30	VO		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
				SPIO_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1
				Default: PA6
				Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,
PA6	31	VO	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,
				DCI_PIXCLK, EVENTOUT
				Additional: ADC01_IN6
		. VO	5VT	Default: PA7
PA7	32			Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON,
FA7	32			SP10_MOSI, TIMER13_CH0, EVENTOUT
				Additional: ADC01_IN7
		<i>V</i> O	5VT	Default: PC4
PC4	33			Alternate: EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
PC5	34	VO	5VT	Alternate: USART2_RX, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
				Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON,
PB0	35	VO	5VT	SP12_MOSI, 12S2_SD, USBHS_ULPI_D1, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
				Default: PB1
			<u></u>	Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON,
PB1	PB1 36	l/O	5VT	USBHS_ULPI_D2, SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	37	. l vo	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
				Default: PE7
PE7	38	VO	5VT	Alternate: TIMER0_ETI, EVENTOUT



				GD32F405XXDalasneet
Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
PE8	39	VO	5VT	Default: PE8
				Alternate: TIMER0_CH0_ON, EVENTOUT
PE9	40	0/	5VT	Default: PE9
				Alternate: TIMER0_CH0, EVENTOUT
PE10	41	VO	5VT	Default: PE10
				Alternate: TIMER0_CH1_ON, EVENTOUT
PE11	42	VO	5VT	Default: PE11
				Alternate: TIMER0_CH1, EVENTOUT
PE12	43	VO	5VT	Default: PE12
				Alternate:TIMER0_CH2_ON, EVENTOUT
PE13	44	VO	5VT	Default: PE13
				Alternate: TIMER0_CH2, EVENTOUT
PE14	45	VO	5VT	Default: PE14
				Alternate: TIMER0_CH3, EVENTOUT
PE15	46	VO	5VT	Default: PE15
				Alternate: TIMER0_BRKIN, EVENTOUT
				Default: PB10
PB10	47	VO	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
		17 10		I2S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7,
				EVENTOUT
				Default: PB11
PB11	48	VO	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX,
				USBHS_ULPI_D4, EVENTOUT
NC	49	-	-	-
V_{DD}	50	Р	-	Default: V _{DD}
				Default: PB12
PB12	51	1/0	VO 5VT	Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS,
FDIZ	31	70		USART2_CK, CAN1_RX, USBHS_ULPI_D5, USBHS_ID,
				EVENTOUT
				Default: PB13
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
PB13	52	VO	5VT	USART2_CTS, CAN1_TX, USBHS_ULPI_D6, EVENTOUT,
				I2C1_TXFRAME
				Additional: USBHS_VBUS
				Default: PB14
DD4.4	1B14 53 VO	1/0	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO,
PB14		VO		I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM,
				EVENTOUT
				Default: PB15
DD45	F 4	1/0	C) / T	Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON,
PB15	54	VO	5VT	SP11_MOSI, 12S1_SD, TIMER11_CH1, USBHS_DP,
				EVENTOUT



	D'	1/0	
Pins			Functions description
	Type(1)	Level(2)	
55	VO	5VT	Default: PD8
			Alternate: USART2_TX, EVENTOUT
56	VO	5VT	Default: PD9
			Alternate: USART2_RX, EVENTOUT
57	VO	5VT	Default: PD10
			Alternate: USART2_CK, EVENTOUT
58	VO	5VT	Default: PD11
			Alternate: USART2_CTS, EVENTOUT
59	VO	5VT	Default: PD12
			Alternate: TIMER3_CH0, USART2_RTS, EVENTOUT
60	VO	5VT	Default: PD13
			Alternate: TIMER3_CH1, EVENTOUT
61	VO	5VT	Default: PD14
			Alternate: TIMER3_CH2, EVENTOUT
62	VO	5VT	Default: PD15
			Alternate:TIMER3_CH3, EVENTOUT, CTC_SYNC
			Default: PC6
63	VO	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
			USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
			Default: PC7
64	VO	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK,
			I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT
			Default: PC8
65	VO	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
			USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
			Default: PC9
66	VO	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA,
			I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
			Default: PA8
67	VO	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK,
			USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC
			Default: PA9
00	1/0	σ\/ T	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
68	1/0	501	USARTO_TX, SDIO_D2, DCI_D0, EVENTOUT
			Additional: USBFS_VBUS
			Default: PA10
69	VO	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1,
	10		EVENTOUT, 12C2_TXFRAME
			Default: PA11
70	VO	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,
			CANO_RX, USBFS_DM, EVENTOUT
71	VO	5VT	Default: PA12
	56 57 58 59 60 61 62 63 64 65 66 67 68	Type(1)	Pins Type(1) Level(2) 55 I/O 5VT 56 I/O 5VT 57 I/O 5VT 59 I/O 5VT 61 I/O 5VT 62 I/O 5VT 63 I/O 5VT 65 I/O 5VT 66 I/O 5VT 67 I/O 5VT 69 I/O 5VT 70 I/O 5VT



	Pin	I/O	
Pins			Functions description
			Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,
			CANO_TX, USBFS_DP, EVENTOUT
72	I/O	5VT	Default: JTMS, SWDIO, PA13
12	,,	3 7 1	Alternate: EVENTOUT
73	-	-	-
74	Р	-	Default: Vss
75	Р	-	Default: V _{DD}
76	/(E)/T	Default: JTCK, SWCLK, PA14
70	70	3 7 1	Alternate: EVENTOUT
			Default: JTDl, PA15
77	VO	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS,
			12S2_WS, USART0_TX, EVENTOUT
			Default: PC10
78	VO	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
			SDIO_D2, DCI_D8, EVENTOUT
		5VT	Default: PC11
79	VO		Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
			UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
		5VT	Default: PC12
80	VO		Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
			UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
04	1 VO	5VT	Default: PD0
81			Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EVENTOUT
00	VO	5VT	Default: PD1
82			Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EVENTOUT
	VO	5VT	Default: PD2
83			Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
			EVENTOUT
		5VT	Default: PD3
84	1 VO		Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,
			DCI_D5, EVENTOUT
0.5	85 VO	5VT	Default: PD4
85			Alternate: USART1_RTS, EVENTOUT
06	86 I/O	5VT	Default: PD5
86			Alternate: USART1_TX, EVENTOUT
	VO	5VT	Default: PD6
87			Alternate: SPI2_MOSI, I2S2_SD, USART1_RX, DCI_D10,
			EVENTOUT
00	VO	5VT	Default: PD7
σσ			Alternate: USART1_CK, EVENTOUT
89	9 1/0	5VT	Default: JTDO, PB3
			Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK,
	72 73 74 75 76 77 78 80 81 82 83 84 85 86 87	Type(1) 72 VO 73 - 74 P 75 P 76 VO 78 VO 80 VO 81 VO 82 VO 83 VO 84 VO 85 VO 87 VO 88 VO	Pins Type(1) Level(2) 72 VO 5VT 73 - - 74 P - 75 P - 76 VO 5VT 78 VO 5VT 80 VO 5VT 81 VO 5VT 82 VO 5VT 83 VO 5VT 84 VO 5VT 85 VO 5VT 86 VO 5VT 87 VO 5VT 88 VO 5VT 88 VO 5VT



				GD321 403XXDalaSHeet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				12S2_CK, USART0_RX, 12C1_SDA, EVENTOUT
PB4	90	VO	5VT	Default: NJTRST, PB4 Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT, I2C0_TXFRAME
PB5	91	VO	5VT	Default: PB5 Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, DCI_D10, EVENTOUT
PB6	92	VO	5VT	Default: PB6 Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT
PB7	93	VO	5VT	Default: PB7 Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC, EVENTOUT
воото	94	l/O	5VT	Default: BOOT0
PB8	95	VO	5VT	Default: PB8 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6, EVENTOUT
PB9	96	VO	5VT	Default: PB9 Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, EVENTOUT
PE0	97	VO	5VT	Default: PE0 Alternate: TIMER3_ETI, DCI_D2, EVENTOUT
PE1	98	VO	5VT	Default: PE1 Alternate: TIMER0_CH1_ON, DCI_D3, EVENTOUT
Vss	99	Р	-	Default: V _{SS}
V_{DD}	100	Р	-	Default: V _{DD}

Notes:

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

2.6.3. GD32F405Vx BGA100 pin definitions

Table 2-5. GD32F405Vx BGA100 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	B2	VO	5VT	Default: PE2
r Lz	D2 V	V O		Alternate: TRACECK, EVENTOUT
PE3	A1	VO	5VT	Default: PE3



	GD321 403XX DataSi leet				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
				Alternate:TRACED0, EVENTOUT	
PE4 B1	B1	1/0	5VT	Default: PE4	
1 64	5	10	371	Alternate:TRACED1, DCl_D4, EVENTOUT	
PE5	C2	VO	5VT	Default: PE5	
. 20		, ,	0,,	Alternate: TRACED2, TIMER8_CH0, DCI_D6, EVENTOUT	
PE6	D2	<i>V</i> O	5VT	Default: PE6	
				Alternate:TRACED3,TIMER8_CH1, DCI_D7, EVENTOUT	
V _{BAT}	E2	Р	-	Default: V _{BAT}	
PC13-				Default: PC13	
TAMPER-	C1	VO	5VT	Alternate: EVENTOUT	
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS	
PC14-				Default: PC14	
OSC32IN	D1	VO	5VT	Alternate: EVENTOUT	
				Additional: OSC32IN	
PC15-				Default: PC15	
OSC32OU	E1	VO	5VT	Alternate: EVENTOUT	
Т		_		Additional: OSC32OUT	
V _{SS}	F2	Р	-	Default: V _{SS}	
V_{DD}	G2	Р	-	Default: V _{DD}	
		VO	5VT	Default: PH0, OSCIN	
PH0	F1			Alternate: EVENTOUT	
				Additional: OSCIN	
				Default: PH1, OSCOUT	
PH1	G1	VO	5VT	Alternate: EVENTOUT	
NECT				Additional: OSCOUT	
NRST	H2	-	-	Default: NRST	
DO0	1.14	VO	5VT	Default: PC0	
PC0	H1			Alternate: USBHS_ULPI_STP, EVENTOUT	
				Additional: ADC012_IN10	
		VO		Default: PC1	
PC1	J2		5VT	Alternate:SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,	
				EVENTOUT	
				Additional: ADC012_IN11	
PC2				Default: PC2	
	J3	VO	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,	
				EVENTOUT	
				Additional: ADC012_IN12	
PC3	K2	(2 VO	5VT	Default: PC3	
				Alternate: SP1_MOSI, I2S1_SD, USBHS_ULPI_NXT, EVENTOUT	
				Additional: ADC012_IN13	
V/00:	J1	P	_	Default: V _{SSA}	
V_{SSA}	JI		_	Doladir. A 224	



		Pin I/O		
Pin Name	Pins		Level ⁽²⁾	Functions description
V _{REFN}	K1	Р	-	Default: V _{REF} .
V_{REFP}	L1	Р	-	Default: V _{REF+}
V_{DDA}	M1	Р	-	Default: V _{DDA}
PA0- WKUP	L2	VO	5VT	Default: PA0 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, USART1_CTS, UART3_TX, EVENTOUT Additional: ADC012_IN0, WKUP
PA1	M2	VO	5VT	Default: PA1 Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS, UART3_RX, EVENTOUT Additional: ADC012_IN1
PA2	КЗ	VO	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, EVENTOUT Additional: ADC012_IN2
PA3	L3	VO	5VT	Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, l2S1_MCK, USART1_RX, USBHS_ULPI_D0, EVENTOUT Additional: ADC012_IN3
NC	E3	-	-	-
PA4	МЗ	VO		Default: PA4 Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, EVENTOUT Additional: ADC01_IN4, DAC_OUT0
PA5	K4	VO		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT Additional: ADC01_IN5, DAC_OUT1
PA6	L4	VO	5VT	Default: PA6 Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDI0_CMD, DCI_PIXCLK, EVENTOUT Additional: ADC01_IN6
PA7	M4	VO	5VT	Default: PA7 Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, EVENTOUT Additional: ADC01_IN7
PC4	K5	VO	5VT	Default: PC4 Alternate: EVENTOUT Additional: ADC01_IN14
PC5	L5	VO	5VT	Default: PC5 Alternate: USART2_RX, EVENTOUT



		Pin	I/O			
Pin Name	Pins		Level ⁽²⁾	Functions description		
				Additional: ADC01_IN15		
				Default: PB0		
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,		
PB0	M5	VO	5VT	TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD, USBHS_ULPI_D1,		
				SDIO_D1, EVENTOUT		
				Additional: ADC01_IN8, IREF		
				Default: PB1		
				Alternate: TIMER0 CH2 ON, TIMER2 CH3,		
PB1	M6	VO	5VT	TIMER7_CH2_ON, USBHS_ULPI_D2, SDIO_D2, EVENTOUT		
				Additional: ADC01 IN9		
				Default: PB2, BOOT1		
PB2	L6	VO	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,		
. 52				USBHS_ULPI_D4, SDIO_CK, EVENTOUT		
				Default: PE7		
PE7	M7	VO	5VT	Alternate: TIMER0_ETI, EVENTOUT		
				Default: PE8		
PE8	L7	VO	5VT			
				Alternate: TIMERO_CHO_ON, EVENTOUT		
PE9	M8	VO	5VT	Default: PE9		
				Alternate: TIMER0_CH0, EVENTOUT		
PE10	L8	L8 VO	5VT	Default: PE10		
				Alternate: TIMER0_CH1_ON, EVENTOUT		
PE11	M9	VO.	5VT	Default: PE11		
				Alternate:TIMER0_CH1, EVENTOUT		
PE12	L9	VO	5VT	Default: PE12		
				Alternate:TIMER0_CH2_ON, EVENTOUT		
PE13	M10	VO	5VT	Default: PE13		
				Alternate: TIMER0_CH2, EVENTOUT		
PE14	M11	VO	5VT	Default: PE14		
				Alternate: TIMER0_CH3, EVENTOUT		
PE15	M12	VO	5VT	Default: PE15		
				Alternate: TIMER0_BRKIN, EVENTOUT		
				Default: PB10		
PB10	L10	VO	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,		
1510	2.0		301	I2S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7,		
				EVENTOUT		
				Default: PB11		
PB11	K9	VO	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX,		
				USBHS_ULPI_D4, EVENTOUT		
NC	L11	-	-			
Vss	F12	Р	-	Default: V _{SS}		
V_{DD}	G12	Р	-	Default: V _{DD}		
PB12	L12	VO	5VT	Default: PB12		



		Pin	I/O	OBSET TOSANDARASTICCE
Pin Name	Pins		Level ⁽²⁾	Functions description
		Турс	LC VCI	Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS,
				IZS1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5,
				USBHS_ID, EVENTOUT
				Default: PB13
				Alternate: TIMER0 CH0 ON, SPI1 SCK, I2S1 CK,
PB13	K12	VO	5VT	USART2_CTS, CAN1_TX, USBHS_ULPI_D6, EVENTOUT,
		, ,		12C1_TXFRA ME
				Additional: USBHS_VBUS
				Default: PB14
				Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO,
PB14	K11	VO	5VT	I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM,
				EVENTOUT
				Default: PB15
				Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON,
PB15	K10	VO	5VT	SP1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP,
				EVENTOUT
	140		-> /=	Default: PD9
PD9	K8	VO	5VT	Alternate: USART2_RX, EVENTOUT
PD 10	140		i (†	Default: PD10
PD10	J12	VO	5VT	Alternate: USART2_CK, EVENTOUT
PD11	111	J11 VO	5VT	Default: PD11
FDII	JII			Alternate: USART2_CTS, EVENTOUT
PD12	J10	VO	5VT	Default: PD12
1012	310	70	371	Alternate: TIMER3_CH0, USART2_RTS, EVENTOUT
PD13	H12	VO	5VT	Default: PD13
1210	11112	,,,	0 1 1	Alternate: TIMER3_CH1, EVENTOUT
PD14	H11	VO	5VT	Default: PD14
			"	Alternate: TIMER3_CH2, EVENTOUT
PD15	H10	VO	5VT	Default: PD15
				Alternate: TIMER3_CH3, EVENTOUT, CTC_SYNC
		VO		Default: PC6
PC6	E12		5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
507		E11 VO	5) /T	Default: PC7
PC7	E11		5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK,
				2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT
PC8	E10	VO	5VT	Default: PC8 Alternate: TRACED0, TIMER2 CH2, TIMER7 CH2,
F00	E10	70	JVI	USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
				Default: PC9
DC0	D12	VO	5\/T	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
PC9	D12	2 10	5VT	IZC2_SDA, IZS_CKIN, SDIO_D1, DCI_D3, EVENTOUT
		<u> </u>		EUL_UUT, EU_UITII, UUI_UI, DUI_UU, EVENTUUT



				GD32F405XXDatasneet								
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description								
PA8	D11	VO	5VT	Default: PA8 Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC								
PA9	D10	VO	5VT	Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT Additional: USBFS_VBUS								
PA10	C12	VO	5VT	Default: PA10 Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME								
PA 11	B12	VO	5VT	Default: PA11 Alternate: TIMER0_CH3, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, EVENTOUT								
PA12	A12	VO	5VT	Default: PA12 Alternate: TIMER0_ETI, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, EVENTOUT								
PA13	A11	VO	5VT	Default: JTMS, SWDIO, PA13 Alternate: EVENTOUT								
NC	C11	-	-	-								
Vss	F11	Р	-	Default: V _{SS}								
V_{DD}	G11	Р	-	Default: V _{DD}								
PA 14	A10	VO	5VT	Default: JTCK, SWCLK, PA14 Alternate: EVENTOUT								
PA 15	A9	VO	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT								
PC10	B11	VO	5VT	Default: PC10 Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT								
PC11	C10	VO	5VT	Default: PC11 Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT								
PC12	B10	VO	5VT	Default: PC12 Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT								
PD0	C9	VO	5VT	Default: PD0 Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EVENTOUT								
PD1	В9	VO	5VT	Default: PD1 Alternate: SP11_NSS, I2S1_WS, CAN0_TX, EVENTOUT								
PD2	C8	VO	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT								



		Pin	I/O	CD321 +03AADataSHCCt				
Pin Name	Pins		Level ⁽²⁾	Functions description				
PD3	B8	VO	5VT	Default: PD3 Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS, DCI_D5, EVENTOUT				
PD4	B7	VO	5VT	Default: PD4 Alternate: USART1_RTS, EVENTOUT				
PD5	A6	VO	5VT	Default: PD5 Alternate: USART1_TX, EVENTOUT				
PD6	B6	VO	5VT	Default: PD6 Alternate: SPI2_MOSI, I2S2_SD, USART1_RX, DCI_D10, EVENTOUT				
PD7	A5	VO	5VT	Default: PD7 Alternate: USART1_CK, EVENTOUT				
PB3	A8	VO	5VT	Default: JTDO, PB3 Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT				
PB4	A7	VO	5VT	Default: NJTRST, PB4 Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT, I2C0_TXFRAME				
PB5	C5	VO	5VT	Default: PB5 Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, DCI_D10, EVENTOUT				
PB6	B5	VO	5VT	Default: PB6 Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT				
PB7	B4	VO	5VT	Default: PB7 Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC, EVENTOUT				
BOOT0	A4	VO	5VT	Default: BOOT0				
PB8	А3	VO	5VT	Default: PB8 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6, EVENTOUT				
PB9	ВЗ	VO	5VT	Default: PB9 Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, EVENTOUT				
PE0	C3	VO	5VT	Default: PE0 Alternate: TIMER3_ETI, DCI_D2, EVENTOUT				
PE1	E1 A2 VO 5VT Default: PE1 Alternate: TIMER0_CH1_ON, DCI_D3, EVENTOUT							



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
Vss	D3	Р	-	Default: V _{SS}
PDR_ON	НЗ	Р	-	Default: PDR_ON
V_{DD}	C4	Р	-	Default: V _{DD}

Notes:

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

2.6.4. GD32F405Rx LQFP64 pin definitions

Table 2-6. GD32F405Rx LQFP64 pin definitions

Pin Name	Pins	Pin	I/O	Functions description
i iii itailic	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i diletione description
V_{BAT}	1	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	2	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
DC1.4				Default: PC14
PC14-	3	VO	5VT	Alternate: EVENTOUT
OSC32IN				Additional: OSC32IN
PC15-				Default: PC15
OSC32OU	4	VO	5VT	Alternate: EVENTOUT
Т				Additional: OSC32OUT
				Default: PH0, OSCIN
PH0	5	l/O	5VT	Alternate: EVENTOUT
				Additional: OSCIN
				Default: PH1, OSCOUT
PH1	6	VO	5VT	Alternate: EVENTOUT
				Additional: OSCOUT
NRST	7	-	-	Default: NRST
				Default: PC0
PC0	8	VO	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
PC1	9	l/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
PCI	9	10	501	EVENTOUT
				Additional: ADC012_IN11
				Default: PC2
PC2	10	VO.	5VT	Alternate: SP11_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
F 02	10	10	371	EVENTOUT
				Additional: ADC012_IN12
PC3	11	l/O	5VT	Default: PC3



		Pin	I/O	GD321 403XX Datasheet								
Pin Name	Pins		Level ⁽²⁾	Functions description								
				Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,								
				EVENTOUT								
				Additional: ADC012_IN13								
V_{SSA}	12	Р	-	Default: V _{SSA}								
V_{DDA}	13	Р	-	Default: V _{DDA}								
				Default: PA0								
PA0-	14	VO	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,								
WKUP	1-7	,,		TIMER7_ETI, USART1_CTS, UART3_TX, EVENTOUT								
				Additional: ADC012_IN0, WKUP								
				Default: PA1								
PA1	15	VO	5VT	Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,								
1731		,,		UART3_RX, EVENTOUT								
				Additional: ADC012_IN1								
				Default: PA2								
PA2	16	VO	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,								
1712	.0			LIS_CKIN, USART1_TX, EVENTOUT								
				Additional: ADC012_IN2								
				Default: PA3								
PA3	17	VO	5VT	Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,								
				I2S1_MCK, USART1_RX, USBHS_ULPI_D0, EVENTOUT								
				Additional: ADC012_IN3								
V _{SS}	18	Р	-	Default: V _{SS}								
V_{DD}	19	Р	-	Default: V _{DD}								
				Default: PA4								
PA4	20	VO		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,								
				USBHS_SOF, DCI_HSYNC, EVENTOUT								
				Additional: ADC01_IN4, DAC_OUT0								
				Default: PA5								
PA5	21	VO		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,								
				SPIO_SCK, USBHS_ULPI_CK, EVENTOUT								
				Additional: ADC01_IN5, DAC_OUT1								
				Default: PA6								
D1.0	00		5) /T	Alternate: TIMERO_BRKIN, TIMER2_CH0, TIMER7_BRKIN,								
PA6 22 VO			5VT	SPIO_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,								
				DCI_PIXCLK, EVENTOUT								
				Additional: ADC01_IN6								
				Default: PA7								
PA7	23	VO	5VT	Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON,								
				SPI0_MOSI, TIMER13_CH0, EVENTOUT								
				Additional: ADC01_IN7								
PC4	24	VO	5VT	Default: PC4								
				Alternate: EVENTOUT								



		Dia	1/0	ODSZI 403AX DalaSIICCI
Pin Name	Pins	Pin	I/O Level ⁽²⁾	Functions description
		туреч	Leven-/	
				Additional: ADC01_IN14
DOC	25	1/0	σ\/ T	Default: PC5
PC5	25	VO	5VT	Alternate: USART2_RX, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
				Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON,
PB0	26	VO	5VT	SPI2_MOSI, I2S2_SD, USBHS_ULPI_D1, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
				Default: PB1
PB1	27	<i>V</i> O	5VT	Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON,
				USBHS_ULPI_D2, SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	28	VO	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
				Default: PB10
PB10	29	VO	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
PDIU	29	10	371	I2S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7,
				EVENTOUT
				Default: PB11
PB11	30	VO	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX,
				USBHS_ULPI_D4, EVENTOUT
NC	31	1	-	-
V_{DD}	32	Р	-	Default: V _{DD}
				Default: PB12
DD40	33	VO	5VT	Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS,
PB12	33	10	501	USART2_CK, CAN1_RX, USBHS_ULPI_D5, USBHS_ID,
				EVENTOUT
				Default: PB13
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
PB13	34	VO	5VT	USART2_CTS, CAN1_TX, USBHS_ULPI_D6, EVENTOUT,
				I2C1_TXFRAME
				Additional: USBHS_VBUS
				Default: PB14
			_,	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SP1_MISO,
PB14	35	VO	5VT	I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM,
				EVENTOUT
				Default: PB15
PB15	36	VO	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON,
				SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT
PC6	37	VO	5VT	Default: PC6



		Pin	I/O	GB321 403AXBalasheet
Pin Name	Pins		Level ⁽²⁾	Functions description
				Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
				Default: PC7
PC7	38	VO	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK,
				12S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT
				Default: PC8
PC8	39	VO	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
				Default: PC9
PC9	40	VO	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA,
				I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
				Default: PA8
PA8	41	VO	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK,
				USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC
				Default: PA9
PA9	42	VO.	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
173	72	10	3 1	USARTO_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
				Default: PA10
PA10	43	VO	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1,
				EVENTOUT, 12C2_TXFRAME
				Default: PA11
PA 11	44	VO	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,
				CANO_RX, USBFS_DM, EVENTOUT
				Default: PA12
PA12	45	VO	5VT	Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,
				CANO_TX, USBFS_DP, EVENTOUT
PA13	46	VO	5VT	Default: JTMS, SWDIO, PA13
				Alternate: EVENTOUT
NC	47	-	-	-
V _{SS}	-	Р	-	Default: V _{SS}
V _{DD}	48	Р	-	Default: V _{DD}
PA14	49	VO	5VT	Default: JTCK, SWCLK, PA14
				Alternate: EVENTOUT
			-> /	Default: JTDI, PA15
PA15	50	V O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS,
				2S2_WS, USARTO_TX, EVENTOUT
DO40		1/0	E\	Default: PC10
PC10	51	VO	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
-				SDIO_D2, DCI_D8, EVENTOUT
PC11	52	VO	5VT	Default: PC11 Alternate: 1252 ADD SD SD12 MISO LISART2 DV
				Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,



		Pin	I/O	
Pin Name	Pins		Level ⁽²⁾	Functions description
		Type	Level(/	
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
DC10	50	1/0	5\/T	Default: PC12
PC12	53	VO	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
				Default: PD2
PD2	54	VO	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
				EVENTOUT
				Default: JTDO, PB3
PB3	55	VO	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK,
				I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT
				Default: NJTRST, PB4
PB4	56	VO	5VT	Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
		,,		I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
				I2C0_TXFRA ME
				Default: PB5
PB5	57	VO	5VT	Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI,
				I2S2_SD, CAN1_RX, USBHS_ULPI_D7, DCI_D10, EVENTOUT
				Default: PB6
PB6	58	VO	5VT	Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX,
				DCI_D5, EVENTOUT
				Default: PB7
PB7	59	VO	5VT	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX,
				DCI_VSYNC, EVENTOUT
воото	60	VO	5VT	Default: BOOT0
				Default: PB8
DDO	04	1/0	5) /T	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
PB8	61	VO	5VT	TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6,
				EVENTOUT
				Default: PB9
DDA	00	1/0	E) / T	Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
PB9	62	VO	5VT	12C0_SDA, SPI1_NSS, 12S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT
Vss	63	Р	-	Default: V _{SS}
V_{DD}	64	Р	-	Default: V _{DD}
• 00	,	•		- 0. aa DD

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.5. GD32F405xx pin alternate functions

Table 2-7. Port A alternate functions summary

Pin																
	4.50	. = 4	4.50	4.50	4-4	4 ===	4.50		4 =0		4 = 4 0	A =4.4	AF1	A = 40	AF1	A = 4 =
Nam	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	2	AF13	4	AF15
е		TIMED (
PA0		TIMER1 _CH0/TI MER1_ ETI	TIMER 4_CH0	TIME R7_E TI				USAR T1_CT S	UART 3_TX							EVENT OUT
PA1		TIMER1 _CH1	TIMER 4_CH1					USAR T1_RT S	UART 3_RX							EVENT OUT
PA2		TIMER1 _CH2	TIMER 4_CH2	TIME R8_C H0		I2S_ CKIN		USAR T1_TX								EVENT OUT
PA3		TIMER1 _CH3	TIMER 4_CH3	TIME R8_C H1		I2S1 _MC K		USAR T1_R X			USBH S_UL PI_D0					EVENT OUT
PA4							SPI2_N SS/I2S2 _WS	USAR T1_C K					USB HS_S OF	DCI_H SYNC		EVENT OUT
PA5		TIMER1 _CH0/TI MER1_ ETI		TIME R7_C H0_O N		SPI0 _SC K					USBH S_UL PI_CK					EVENT OUT
PA6		TIMER0 _BRKIN		TIME R7_B RKIN		SPI0 _MIS O	I2S1_M CK			TIME R12_ CH0			SDIO _CM D	DCI_P IXCLK		EVENT OUT
PA7		TIMER0 _CH0_ ON	TIMER 2_CH1	TIME R7_C H0_O N		SPI0 _MO SI				TIME R13_ CH0						EVENT OUT
PA8	CK_O UT0	TIMER0 _CH0			I2C2_ SCL			USAR T0_C K		CTC_ SYNC	USBF S_SO F		SDIO _D1			EVENT OUT
PA9		TIMER0 _CH1			I2C2_ SMBA	SPI1 _SC K/I2S 1_C K		USAR T0_TX					SDIO _D2	DCI_D 0		EVENT OUT
PA10		TIMER0 _CH2			I2C2_ TXFR AME			USAR T0_R X			USBF S_ID			DCI_D 1		EVENT OUT
PA11		TIMER0 _CH3						USAR T0_CT S	USAR T5_TX	CAN0 _RX	USBF S_DM					EVENT OUT
PA12		TIMER0 _ETI						USAR T0_RT S		CAN0 _TX	USBF S_DP					EVENT OUT
PA13	JTMS/ SWDI O															EVENT OUT
PA14	JTCK/ SWCL K															EVENT OUT
PA15	JTDI	TIMER1 _CH0/TI MER1_ ETI					SPI2_N SS/I2S2 _WS	USAR T0_TX								EVENT OUT



Table 2-8. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIMER0_C H1_ON	TIMER2_C H2	TIMER7_C H1_ON				SPI2_MOSI /I2S2_SD			USBHS_U LPI_D1		SDIO_D 1			EVENTOUT
PB1		TIMER0_C H2_ON	TIMER2_C H3	TIMER7_C H2_ON							USBHS_U LPI_D2		SDIO_D 2			EVENTOUT
PB2		TIMER1_C H3						SPI2_MOSI /I2S2_SD			USBHS_U LPI_D4		SDIO_C K			EVENTOUT
PB3	JTDO/TRA CESWO	TIMER1_C H1				SPI0_SCK	SPI2_SCK /I2S2_CK	USARTO_R X		I2C1_SDA						EVENTOUT
PB4	NJTRST		TIMER2_C H0		I2C0_TXF RAME	SPI0_MIS O	SPI2_MIS O	I2S2_ADD_ SD		I2C2_SDA			SDIO_D 0			EVENTOUT
PB5			TIMER2_C H1		I2C0_SMB A	SPI0_MO SI	SPI2_MO SI/I2S2_S D			CAN1_RX	USBHS_U LPI_D7			DCI_D10		EVENTOUT
PB6			TIMER3_C H0		I2C0_SCL			USART0_T X		CAN1_TX				DCI_D5		EVENTOUT
PB7			TIMER3_C H1		I2C0_SDA			USARTO_R X						DCI_VSY NC		EVENTOUT
PB8		TIMER1_C H0/TIMER 1_ETI		TIMER9_C H0	I2C0_SCL					CAN0_RX			SDIO_D 4	DCI_D6		EVENTOUT
PB9		TIMER1_C H1	TIMER3_C H3	TIMER10_ CH0	I2C0_SDA	SPI1_NSS /I2S1_WS				CAN0_TX			SDIO_D 5	DCI_D7		EVENTOUT
PB10		TIMER1_C H2			I2C1_SCL	SPI1_SCK /I2S1_CK		USART2_T X			USBHS_U LPI_D3		SDIO_D 7			EVENTOUT
PB11		TIMER1_C H3			I2C1_SDA	I2S_CKIN		USART2_R X			USBHS_U LPI_D4					EVENTOUT
PB12		TIMER0_B RKIN			I2C1_SMB A	SPI1_NSS /I2S1_WS		USART2_C K		CAN1_RX	USBHS_U LPI_D5		USBHS_ ID			EVENTOUT
PB13		TIMER0_C H0_ON			RAME	SPI1_SCK /I2S1_CK		USART2_C TS		CAN1_TX	USBHS_U LPI_D6					EVENTOUT
PB14		TIMER0_C H1_ON		TIMER7_C H1_ON		SPI1_MIS O	I2S1_ADD _SD	USART2_R TS		TIMER11_ CH0			USBHS_ DM			EVENTOUT
PB15	RTC_REFI N	TIMER0_C H2_ON		TIMER7_C H2_ON		SPI1_MO SI/I2S1_S D				TIMER11_ CH1			USBHS_ DP			EVENTOUT



Table 2-9. Port C alternate functions summary

	iubi	U Z U.		artornat	Cianon	Ulis sullilla	y									
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0											USBHS_U					EVENTOUT
PC1						SPI2_MOSI/I2S 2_SD		SPI1_MOS I/I2S1_SD			LPI_STP					EVENTOUT
PC2						SPI1_MISO	I2S1_ADD _SD				USBHS_U LPI_DIR					EVENTOUT
PC3						SPI1_MOSI/I2S 1_SD					USBHS_U LPI_NXT					EVENTOUT
PC4																EVENTOUT
PC5								USART2_ RX								EVENTOUT
PC6			TIMER2_ CH0	TIMER7_ CH0		I2S1_MCK			USART5_TX				SDIO_D6	DCI_D0		EVENTOUT
PC7			TIMER2_ CH1	TIMER7_ CH1		SPI1_SCK/I2S1 _CK	I2S2_MC K		USART5_RX				SDIO_D7	DCI_D1		EVENTOUT
PC8	TRACED0		TIMER2_ CH2	TIMER7_ CH2					USART5_CK				SDIO_D0	DCI_D2		EVENTOUT
PC9	CK_OUT1		TIMER2_ CH3	TIMER7_ CH3	I2C2_SD A	I2S_CKIN							SDIO_D1	DCI_D3		EVENTOUT
PC10							SPI2_SC K/I2S2_C K	USART2_T X	UART3_TX				SDIO_D2	DCI_D8		EVENTOUT
PC11						I2S2_ADD_SD	SPI2_MIS O	USART2_ RX	UART3_RX				SDIO_D3	DCI_D4		EVENTOUT
PC12					I2C1_SD A		SPI2_MO SI/I2S2_S D	USART2_ CK	UART4_TX				SDIO_CK	DCI_D9		EVENTOUT
PC13																EVENTOUT
PC14																EVENTOUT
PC15																EVENTOUT



Table 2-10. Port Dalternate functions summary

			Port D'aller			1										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0							SPI2_MOS I/I2S2_SD			CAN0_R X						EVENTOUT
PD1								SPI1_NSS /I2S1_WS		CAN0_T X						EVENTOUT
PD2			TIMER2_ETI						UART4_RX				SDIO_CMD	DCI_D11		EVENTOUT
PD3	TRACED1					SPI1_SCK/ I2S1_CK		USART1_ CTS						DCI_D5		EVENTOUT
PD4								USART1_ RTS								EVENTOUT
PD5								USART1_ TX								EVENTOUT
PD6						SPI2_MOSI /I2S2_SD		USART1_ RX						DCI_D10		EVENTOUT
PD7								USART1_ CK								EVENTOUT
PD8								USART2_ TX								EVENTOUT
PD9								USART2_ RX								EVENTOUT
PD10								USART2_ CK								EVENTOUT
PD11								USART2_ CTS								EVENTOUT
PD12			TIMER3_CH0					USART2_ RTS								EVENTOUT
PD13			TIMER3_CH1													EVENTOUT
PD14			TIMER3_CH2													EVENTOUT
PD15	CTC_SYN C		TIMER3_CH3													EVENTOUT



Table 2-11. Port E alternate functions summary

	Table 2	2-11. Port E	anterr	iate functio	ns sui	nmary										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER 3_ETI											DCI_D2		EVENTOUT
PE1		TIMER0_CH1 _ON												DCI_D3		EVENTOUT
PE2	TRACECK															EVENTOUT
PE3	TRACED0															EVENTOUT
PE4	TRACED1													DCI_D4		EVENTOUT
PE5	TRACED2			TIMER8_CH0										DCI_D6		EVENTOUT
PE6	TRACED3			TIMER8_CH1										DCI_D7		EVENTOUT
PE7		TIMER0_ETI														EVENTOUT
PE8		TIMER0_CH0 _ON														EVENTOUT
PE9		TIMER0_CH0														EVENTOUT
PE10		TIMER0_CH1 _ON														EVENTOUT
PE11		TIMER0_CH1														EVENTOUT
PE12		TIMER0_CH2 _ON														EVENTOUT
PE13		TIMER0_CH2														EVENTOUT
PE14		TIMER0_CH3														EVENTOUT
PE15		TIMER0_BR KIN														EVENTOUT



Table 2-12. Port F alternate functions summary

	Table	2-12. 10	iti aite	mate run	ctions su	IIIIIIai y			T							
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0	CTC_SYN C				I2C1_SDA											EVENTOUT
PF1					I2C1_SCL											EVENTOUT
PF2					I2C1_SMB A											EVENTOUT
PF3					I2C1_TXF RAME											EVENTOUT
PF4																EVENTOUT
PF5																EVENTOUT
PF6				TIMER9_C H0												EVENTOUT
PF7				TIMER10_ CH0												EVENTOUT
PF8										TIMER12_ CH0						EVENTOUT
PF9										TIMER13_ CH0						EVENTOUT
PF10														DCI_D11		EVENTOUT
PF11														DCI_D12		EVENTOUT
PF12																EVENTOUT
PF13																EVENTOUT
PF14																EVENTOUT
PF15		_			_	_		_						_		EVENTOUT



Table 2-13. Port G alternate functions summary

	Table	2-13.10	ort G alte	rnate tur	ictions	diffiffat y										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0																EVENTOUT
PG1																EVENTOUT
PG2																EVENTOUT
PG3																EVENTOUT
PG4																EVENTOUT
PG5																EVENTOUT
PG6														DCI_D12		EVENTOUT
PG7									USART5_ CK					DCI_D13		EVENTOUT
PG8									USART5_ RTS							EVENTOUT
PG9									USART5_ RX					DCI_VSY NC		EVENTOUT
PG10														DCI_D2		EVENTOUT
PG11														DCI_D3		EVENTOUT
PG12									USART5_ RTS							EVENTOUT
PG13	TRACED2								USART5_ CTS							EVENTOUT
PG14	TRACED3								USART5_ TX							EVENTOUT
PG15									USART5_ CTS					DCI_D13		EVENTOUT



3. Functional description

3.1. Arm[®] Cortex[®]-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core

- Up to 168 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash
- 192 KB of SRAM

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. Up to 192 Kbytes of inner SRAM is composed



of SRAM0 (112KB) and SRAM1 (16KB) that can be accessed at same time, and including 64 KB of TCM (tightly-coupled memory) data RAM that can be accessed only by the databus of the Cortex®-M4 core. The additional 4KB of backup SRAM (BKP SRAM) is implemented in the backup domain, which can keep its content even when the V_{DD} power supply is down. *Table 2-2. GD32F405xx memory map* shows the memory map of the GD32F405xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 168 MHz. The maximum frequency of the two APB domains including APB1 is 42 MHz and APB2 is 84 MHz. See <u>Figure 2-6</u>.

GD32F405xx clock tree for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from $2.4\,V$ and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory



Boot from on-chip SRAM

The boot loader is located in the internal 30KB of information blocks for the boot ROM memory (system memory). It is used to reprogram the Flash memory by using USARTO (PA9 and PA10), USART2 (PB10 and PB11, or PC10 and PC11), and USBFS (PA9, PA10, PA11 and PA12) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank0 of Flash memory is selected. It also supports to boot from bank1 of Flash memory by setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC16M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC Tamper and TimeStamp event, the LVD output, RTC wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2x to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6V ≤ V_{DDA} ≤ 3.6V)
- Temperature sensor

Up to three 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has atotal of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor



 (V_{SENSE}) , 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for external battery power supply (V_{BAT}) . The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced-control timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

- 16 channels DMA controller and each channel are configurable (8 for DMA0 and 8 for DMA1)
- Support independent 8, 16, 32-bit memory and peripheral transfer
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, UARTs, DAC, I2S, SDIO and DCI

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

■ Up to 114 fast GPIOs, all mappable on 16 external interrupt lines



- Analog input/output configurable
- Alternate function input/output configurable

There are up to 140 general purpose I/O pins (GPIO) in GD32F405xx, named PA0 \sim PA15, PB0 \sim PB15, PC0 \sim PC15, PD0 \sim PD15, PE0 \sim PE15, PF0 \sim PF15, PG0 \sim PG15 and PH0 \sim PH1 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced-control timer (TIMER0 & TIMER7), eight 16-bit general timers (TIMER2, TIMER3, TIMER8 ~ TIMER13), two 32-bit general timers (TIMER1 & TIMER4) and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced-control timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 & TIMER4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 & TIMER3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.



The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F405xx have two watchdog peripherals, free watchdog timer and windowwatchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC) and backup registers

- Independent binary-coded decimal (BCD) format timer/counter with twenty 32-bit backup registers.
- Calendar with sub-second, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

■ Up to three I2C bus interfaces can support both master and slave mode with afrequency up to 400 KHz (Fast mode)



- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clockline (SCL). The I2C module provides two data transfer rates: 100 KHz of standard mode or 400 KHz of the fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and two UARTs with operating frequency up to 10.5 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly usedforRS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.



3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI1 and SPI2
- Support either master or slave mode Audio
- Sampling frequencies from 8 KHz up to 192 KHz are supported

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32F405xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported.

3.16. Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

3.17. Universal serial bus high-speed interface (USBHS)

- One USB device/host/OTG high-speed Interface with frequency up to 480 Mbit/s
- An external PHY device connected to the ULPI is required when using in HS mode

USBHS supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller provides ULPI interface for external USB PHY integration and it also contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USBHS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system.



3.18. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in fieldbus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.19. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.20. Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

3.21. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.



3.22. Package and operation temperature

- BGA100 (GDF405VxH), LQFP144 (GD32F405Zx), LQFP100 (GD32F405Vx) and LQFP64 (GD32F405Rx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1) (4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V_{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
V	Input voltage on 5V tolerant pin ⁽³⁾	V _{SS} - 0.3	V _{DD} + 3.6	V
VIN	Input voltage on other I/O	V _{SS} - 0.3	3.6	V
ΔV _{DDX}	Variations between different V_{DD} power pins	_	50	mV
V _{SSX} -V _{SS}	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	25	mA
TA	Operating temperature range	-40	+85	°C
	Pow er dissipation at T _A = 85°C of LQFP144	_	820	
	Pow er dissipation at T _A = 85°C of BGA100	_	511	\ / /
P _D	Pow er dissipation at $T_A = 85^{\circ}\text{C}$ of LQFP100	_	697	mW
	Pow er dissipation at T _A = 85°C of LQFP64	_	772	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	_	2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage	_	1.8	_	3.6	V

⁽¹⁾ Based on characterization, not tested in production.


⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 6.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.



Figure 4-1. Recommended power supply decoupling capacitors(1)(2)



- The V_{REF+} and V_{REF-} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF-} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2) All decoupling capacitors need to be as close as possible to the pinson the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency		_	168	MHz
f _{APB1}	APB1 clock frequency	_	_	42	MHz
f _{APB2}	APB2 clock frequency	_	_	84	MHz

(1) Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up / Power down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
	V _{DD} rise time rate		0	∞	/) /
t∨DD	V _{DD} fall time rate		20		µs/ V

(1) Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit	
4	Start up timo	Clock source from HXTAL	143	ms	
^T start-up	Start-up time	Clock source from IRC16M	143	1110	

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3) PLL is off.



Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t _{Sleep}	Wakeup from Sleep mode	1.5	
	Wakeup from Deep-sleep mode (LDO On)	3.3	
t _{Deep-sleep}	Wakeup from Deep-sleep mode (LDO in low power mode)	3.3	μs
tStandby	Wakeup from Standby mode	143	ms

⁽¹⁾ Based on characterization, not tested in production.

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 168 MHz, All peripherals enabled		83.00		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 168 MHz, All peripherals disabled	_	50.90	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 120 MHz, All peripherals enabled		60.74		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 120 MHz, All peripherals disabled	ı	37.34	ı	mA
l _{DD} +l _{DDA}	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 108 MHz, All peripherals enabled	ı	55.36	l	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 108 MHz, All peripherals disabled	_	34.76		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 90 MHz, All peripherals enabled	_	46.22	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 90 MHz, All peripherals disabled		29.52		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 60 MHz, All peripherals enabled	_	31.98	_	mA

The wakeup time is measured from the wakeup event to the point at which the application code readsthefirst instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC16M = System clock = 16 MHz.



			ODOZI	100	/// D	atao.	100
	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$ System clock = 60 MHz, All peripherals disabled		20.64	1	mA
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 30 MHz, All peripherals enabled	_	18.06		mA
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 30 MHz, All peripherals disabled	_	12.16		mΑ
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{IRC16M} = 16 \text{ MHz},$ System clock = 25 MHz, All peripherals enabled	_	14.4	_	mΑ
			V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz, System clock = 25 MHz, All peripherals disabled	_	9.48		mΑ
			V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,System clock = 16 MHz, All peripherals enabled	_	10.1		mA
			V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz, System clock = 16 MHz, All peripherals disabled	_	6.96		mΑ
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{IRC16M} = 16 \text{ MHz},$ System clock = 8 MHz, All peripherals enabled	_	6.38	_	mA
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{IRC16M} = 16 \text{ MHz},$ System clock = 8 MHz, All peripherals disabled	_	4.78		mA
			$V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC16M = 16 MHz, System clock = 4 MHz, All peripherals enabled	_	4.28		mA
			$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$ $\text{System clock} = 4 \text{ MHz, All peripherals}$ disabled	_	3.5	_	mΑ
			$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$ $\text{System clock} = 2 \text{ MHz, All peripherals}$ enabled	_	3.4	_	mΑ
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{IRC16M} = 16 \text{ MHz},$ $\text{System clock} = 2 \text{ MHz}, \text{ All peripherals}$ disabled	_	2.99	_	mΑ
		Supply current (Sleep mode)	V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 168 MHz, CPU clock off, All peripherals enabled	_	56.00	_	mA
,		•			•		•





		ODOZI				
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 168 MHz, CPU clock off,	_	24.3	_	mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 120 MHz, CPU clock off,	_	41.64	_	mA
		All peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 120 MHz, CPU clock off,	_	18.72	_	mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 108 MHz, CPU clock off,	_	38.58	_	mA
		All peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 108 MHz, CPU clock off,	_	17.96	_	mA
		All peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 90 MHz, CPU clock off, All	_	31.94	_	mA
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 90 MHz, CPU clock off, All	_	14.94	_	mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 60 MHz, CPU clock off, All	_	22.48	_	mA
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 60 MHz, CPU clock off, All	_	11.16	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 30 MHz, CPU clock off, All	_	13.34	_	mA
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 30 MHz, CPU clock off, All	_	7.58	_	mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 25 MHz, CPU clock off, All		10.52	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz},$				
		System clock = 25 MHz, CPU clock off, All	_	5.7	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16$				
		MHz,System clock = 16 MHz, CPU clock	_	7.58	_	mA
		off, All peripherals enabled				
i l	I	ori, Ali periprierais eriableu				





	OD021				atas	
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$ System clock = 16 MHz, CPU clock off, All peripherals disabled	_	4.54	_	mA
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz, System clock = 8 MHz, CPU clock off, All peripherals enabled	_	5.18	_	mA
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz, System clock = 8 MHz, CPU clock off, All peripherals disabled	_	3.58	_	mA
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz, System clock = 4 MHz, CPU clock off, All peripherals enabled	ı	3.78		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{IRC16M} = 16 \text{ MHz},$ System clock = 4 MHz, CPU clock off, All peripherals disabled	_	3	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$ System clock = 2 MHz, CPU clock off, All peripherals enabled		3.14	ı	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$ System clock = 2 MHz, CPU clock off, All peripherals disabled	l	2.74	l	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power and normal driver mode, IRC32K off, RTC off, All GPIOs analog mode		1.21	11	mA
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power and low driver mode, IRC32K off, RTC off, All GPIOs analog mode		1.18	11	mA
	(Deep-Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and normal drive mode, IRC32K off, RTC off, All GPIOs analog mode		0.83	11	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and low drive mode, IRC32K off, RTC off, All GPIOs analog mode		0.8	11	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K}$ on, RTC on SRAM ON	_	6.84	16.5	μA
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K}$ on, RTC off SRAM ON	_	6.5	16.5	μA
	(Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$ RTC off SRAM ON	_	5.92	16.5	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K} \text{ on,}$ RTC on SRAM OFF	_	5.22	16.5	μΑ



		OD021		(4)		
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K}$ on, RTC off SRAM OFF	_	4.87	16.5	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$ RTC off SRAM OFF		4.3	16.5	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	_	3.84	1	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	_	3.46	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	ı	3.26		μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	_	1.99	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	ı	1.82	ı	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving, SRAM OFF	ı	1.52	ı	μΑ
I _{BAT}	Battery supply current (Backup mode)	V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	3.2	-	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	—	2.9	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	2.65	-	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF		1.36		μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	_	1.25	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	_	0.91	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL off with external crystal, RTC on, SRAM ON	_	1.98	_	μА



Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL off with external crystal, RTC on, SRAM ON		1.82	I	μA
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL off with external crystal, RTC on, SRAM ON	_	1.75	1	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL off with external crystal, RTC on, SRAM OFF	_	0.13	1	μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3 \text{ V}$, LXTAL off with external crystal, RTC on, SRAM OFF	_	0.04	_	μA
		V_{DD} off, V_{DDA} off, $V_{BAT} = 2.6 \text{ V}$, LXTAL off with external crystal, RTC on, SRAM OFF	_	0		μΑ

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for $T_A = 25$ °C and test result is mean value.
- (3) When System Clockis less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clockis greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.






Figure 4-3. Typical supply current consumption in Sleep mode





Table 4-8. Peripheral current consumption characteristics⁽¹⁾

Peripherials ⁽⁵⁾		Typical consumption at $T_A = 25$ °C (TYP)	Unit
	USB_ULPI + USB_HS	3.78	
	DMA1	2.79	
	DMA 0	2.82	
	TCMSRA M	0.87	
	BKPSRAM	0.77	
	CRC	0.38	
	GPIOA	0.48	
AHB1	GPIOB	0.50	
	GPIOC	0.48	
	GPIOD	0.49	mA
	GPIOE	0.51	
	GPIOF	0.50	
	GPIOG	0.50	
	GPIOH	0.50	
	GPIOI	0.48	
	USB_FS	2.80	
AHB2	TRNG	0.85	
	DCI	1.05	
AHB3	DAC1+DAC2 ⁽²⁾	4.49	





		GD321 403XXDatas	
	Peripherials ⁽⁵⁾	Typical consumption at T _A = 25 °C	Uni
		(TYP)	· · ·
	PMU	0.25	
	CAN1	0.22	
	CA NO	0.25	
	I2C2	0.13	
	I2C1	0.14	
	12C0	0.15	
	UART4	0.11	
	UART3	0.08	
	USART2	0.16	
	USART1	0.14	
	SPI2/I2S2 ⁽³⁾	0.05/0.10	
APB1	SPI1/I2S1 ⁽³⁾	0.05/0.13	
	WWDG	0.77	
	TIMER13	0.77	
	TIMER12	0.85	
	TIMER11	0.86	
	TIMER6	0.66	
	TIMER5	0.65	
	TIMER4	1.05	
	TIMER3	0.97	
	TIMER2	0.96	
	TIMER1	1.04	
	SPI5	0.03	
	SPI4	0.03	
	TIMER10	0.54	
	TIMER9	0.53	
	TIMER8	0.58	
	SYSCFG	0.02	
	SPI3	0.05	
	SPI0	0.76	
APB2	SDIO	1.26	
	ADC2 ⁽⁴⁾	1.06	
	ADC1 ⁽⁴⁾	1.08	
	ADC0 ⁽⁴⁾	1.41	
	USART5	0.98	
		0.89	
	USART0	1.87	
	TIMER7	1.87	
	TIMER0		
ADDAPB1	IREF OTTO	0.36	
	СТС	0.78	

⁽¹⁾ Based on characterization, not tested in production.



- (2) DEN0 and DEN1 bits in the DAC_CTL register are set to 1, and the converted value set to 0x800.
- (3) Enable SPIx CLKEN, I2SSEL bit and I2SEN bit set to 1 in SPI_I2SCTL.
- (4) System clock = f_{HCLK} = 168 MHz, f_{APB1} = $f_{HCLK}/4$, f_{APB2} = $f_{HCLK}/2$, f_{ADCCLK} = $f_{APB2}/4$, ADON bit is set to 1.
- (5) If there is no other description, then $V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, system clock= $f_{HCLK} = 168 \text{ MHz}$, $f_{APB1} = f_{HCLK}/4$, $f_{APB2} = f_{HCLK}/2$.

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-9. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$ $LQFP144, f_{HCLK} = 168 \text{ MHz}$ $conforms to IEC 61000-4-2$	3A
V _{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V _{DD} and V _{SS} pins	V_{DD} = 3.3 V, T_A = 25 °C LQFP144, f_{HCLK} = 168 MHz conforms to IEC 61000-4-4	3A

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.15		
		LVDT<2:0> = 000(falling edge)	_	2.04	_	
		LVDT<2:0> = 001(rising edge)		2.28		
		LVDT<2:0> = 001(falling edge)	_	2.17	_	
		LVDT<2:0> = 010(rising edge)	_	2.43	_	
V _{LVD} ⁽¹⁾	Low voltage Detector level selection	LVDT<2:0> = 010(falling edge)	_	2.31	_	V
			2.56	_		
		LVDT<2:0> = 011(falling edge)	_	2.45	_	
		LVDT<2:0> = 100(rising edge)		2.7		
		LVDT<2:0> = 100(falling edge)	_	2.59	_	
		LVDT<2:0> = 101(rising edge)	_	2.84		



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 101(falling edge)	_	2.73		
		LVDT<2:0> = 110(rising edge)	_	2.98	_	
		LVDT<2:0> = 110(falling edge)	_	2.87	_	
		LVDT<2:0> = 111(rising edge)	_	3.12	_	
		LVDT<2:0> = 111(falling edge)	_	3.01		
V _{LVDhyst} ⁽²⁾	LVD hystersis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Pow er on reset threshold	_	2.30	2.40	2.48	V
V _{PDR} ⁽¹⁾	Pow er dow n reset threshold	_	1.72	1.80	1.88	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	_	_	600		mV
V _{BOR3} (2)	Brow nout level 3 threshold	Falling edge	_	2.79	_	V
V BOR3	brow float level 3 till estibla	Rising edge		2.88		V
V _{BOR2} (2)	Brow nout level 2 threshold	Falling edge	_	2.49		V
V BOR2	brow float level 2 till esticia	Rising edge	_	2.58		V
V _{BOR1} (2)	Brow nout level 1 threshold	Falling edge		2.19	_	V
V BOR1\	brow float level 1 till estiola	Rising edge	_	2.29	_	V
V _{BORhyst} ⁽²⁾	BOR hysteresis	_		100		mV
t _{RSTTEMPO} (2)	Reset temporization	_	_	2	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Electrostatic discharge	T _A =25 °C;			7000	V
VESD(HBM)	voltage (human body model)	JESD22-A114		_	7000	V
V	Electrostatic discharge	T _A =25 °C;			800	\/
V _{ESD(CDM)}	voltage (charge device model)	JESD22-C101	_	_		V

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-12. Static latch-up characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	l-test	T 05 00 150570			±200	mA
LU	V _{supply} over voltage	T _A =25 °C; JESD78	_	_	5.4	V

⁽¹⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} (1)	Crystal or ceramic frequency	$2.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
C _{HXTAL} ^{(2) (3)}	Recommended matching					
	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%
g _m ⁽²⁾	Oscillator transconductance	Startup	_	25	_	mA/V
L (1)	Crystal or ceramic operating	$V_{DD} = 3.3 \text{ V}, f_{HCLK} =$		1		mA
I _{DDHXTAL} ⁽¹⁾	current	$f_{IRC16M} = 16 \text{ MHz}$				IIIA
	Cruatal ar agramia atartur tima	$V_{DD} = 3.3 \text{ V}, f_{HCLK} =$		1.0		220
tsuhxtal ⁽¹⁾	Crystal or ceramic startup time	$f_{IRC16M} = 16 \text{ MHz}$		1.8	_	ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Param et er	Conditions	Min	Тур	Max	Unit
4 (1)	External clock source or oscillator	$2.6 \text{ V} \leq \text{V}_{DD} \leq$	4		F0	N /II I
f _{HXTAL_ext} ⁽¹⁾	frequency	3.6 V	1		50	MHz
V _{HXTALH} ⁽²⁾	OSCIN input pin high level		0.7 V _{DD}		V _{DD}	V
	voltage	$V_{DD} = 3.3 V$	0.7 V			V
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage		V_{SS}	1	$0.3 V_{DD}$	V
t _{H/L(HXTAL)} (2)	OSCIN high or low time	_	5	_	_	ns
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time	_	_	_	10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance	_	_	5	_	pF
Ducy _(HXTAL) (2)	Duty cycle	_	40	_	60	%

⁽¹⁾ Based on characterization, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.

⁽²⁾ Guaranteed by design, not tested in production.



characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} (1)	Crystal or ceramic	V _{DD} = 3.3 V		32.768		kHz
I LXTAL (1)	frequency	V DD = 3.3 V		32.700		KΠZ
	Recommended					
C _{LXTAL} ⁽²⁾ (3)	matching capacitance			15		"F
	on OSC32IN and	_	_	15	_	pF
	OSC32OUT					
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty		20		70	٥,
Ducy(LXTAL)(=/	cycle	_	30			%
(2)	Oscillator	Medium low driving capability		6		
g _m ⁽²⁾	transconductance	Higher driving capability	_	18	_	μA/V
(1)	Crystal or ceramic	LXTALDRI[1:0]= 01		0.9	_	0
I _{DDLXTAL} ⁽¹⁾	operating current	LXTALDRI[1:0]= 11	_	1.5	_	μA
. (1) (4)	Crystal or ceramic			1.8	-	
t _{SULXTAL} ⁽¹⁾ (4)	startup time	_	_			S

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} (1)	External clock source or oscillator frequency	V _{DD} = 3.3 V	_	32.768	1000	kHz
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage	_	0.7 V _{DD}		V_{DD}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage	_	Vss		0.3 V _{DD}	V
t _{H/L(LXTAL)} (2)	OSC32IN high or low time	_	450			
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time	_	_	_	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance	_	_	5		pF
Ducy _(LXTAL) (2)	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.8. Internal clock characteristics

Table 4-17. High speed internal clock (IRC16M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc16M	High Speed Internal Oscillator (IRC16M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	l	16		MHz
ACCIRC16M		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{A} = -40 \text{ °C } \sim +85 \text{ °C}^{(1)}$	-4.0	ı	+5.0	%
	IRC16M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C}^{(1)}$	-2.0	ı	+2.0	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_{A} =$ 25 °C	-1.0	ı	+1.0	%
	IRC16M oscillator Frequency accuracy, User trimming step	_		0.5		%
Ducy _{IRC16M} ⁽²⁾	IRC16M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC16M ⁽¹⁾	IRC16M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$		66	80	μΑ
tsuirc16M ⁽¹⁾	IRC16M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$	_	2.5	4	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-18. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc48M	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V	l	48		MHz
	IRC48M oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{A} = -40 \text{ °C } \sim +85 \text{ °C}^{(1)}$	-4.0	ı	+5.0	%
ACCIRC48M	Frequency accuracy,	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C }^{(1)}$	-3.0		+3.0	%
	Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{A} = 25 \text{ °C}$	-2.0	l	+2.0	%
	IRC48M oscillator Frequency accuracy, User trimming step	ı	ı	0.12		%
Ducy _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC48M ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$	l	240	300	μΑ
t _{SUIRC48M} ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$	_	2.5	4	μs

⁽²⁾ Guaranteed by design, not tested in production.



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-19. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC32K} ⁽¹⁾	Low Speed Internal oscillator (IRC32K) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}$	20	32	45	kHz
Iddirc32k ⁽²⁾	IRC32K oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz},$		0.4	0.6	μΑ
tsuirc32K ⁽²⁾	IRC32K oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V, } f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz,}$		110	150	μs

- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		1	_	4	MHz
f _{PLLOUT} ⁽²⁾	PLL output clock frequency		100		500	MHz
f _{VCO} ⁽²⁾	PLL VCO output clock frequency	_	32		344	MHz
. (2)	Did lead time	VCO freq = 100 MHz	_	80	168	
t _{LOCK} ⁽²⁾	PLL lock time	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on VDDA	VCO freq = 500 MHz	_	1100	1	μΑ
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter _{PLL}	Cycle to cycle Jitter (peak to peak)	System clock	_	400	_	ps

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, f_{PLLOUT} = 168 MHz.
- (4) Value given with main PLL running.



Table 4-21. PLLI2S characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLI2S input clock		1		4	MHz
I PLLIN' /	frequency	_	'		4	IVII IZ
f _{PLLOUT} (2)	PLLI2S output clock		100		500	MHz
TPLLOUTY /	frequency	_	100		500	IVII IZ
f _{VCO} ⁽²⁾	PLLI2S VCO output clock	_	32		344	MHz
I/CO/-	frequency		52		344	IVII IZ
t _{LOCK} (2)	DLLIGG look time	VCO freq = 100 MHz	_	80	168	
ILOCK'	PLLI2S lock time	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on	VCO frog - 500 MHz		1100		
IDDA	VDDA	VCO freq = 500 MHz		1100		μA
	Cycle to cycle Jitter(rms)			40		
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400	_	

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, $f_{PLLOUT} = 168 \text{ MHz}$.
- (4) Value given with main PLLI2S running.

Table 4-22. PLLSAI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLSAI input clock		1		4	MHz
PLLIN	frequency		Į.		7	IVII IZ
f _{PLLOUT} (2)	PLLSAI output clock		100		500	MHz
IPLLOUT' /	frequency	_	100		500	IVII
£ (2)	PLLSAI VCO output clock	_	32		344	MHz
f _{VCO} ⁽²⁾	frequency		32		344	IVIITZ
(2)	PLLSAI lock time	VCO freq = 100 MHz	_	80	168	
t _{LOCK} (2)	PLLSAT lock time	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on	VCO from 500 MHz		1100		
IDDA ⁽¹⁾ (9)	VDDA	VCO freq = 500 MHz		1100	_	μA
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- $(3) \qquad \text{System clock} = \text{IRC16M} = 16 \, \text{MHz}, \\ \text{PLL clock source} = \text{IRC16M/2} = 8 \, \text{MHz}, \\ \text{f}_{\text{PLLOUT}} = 168 \, \text{MHz}.$
- (4) Value given with main PLLSAI running.

Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics

Symbol Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{mod}	Modulation frequency			_	10	KHz
mdamp	Peak modulation amplitude	_	1	_	2	%
MODCNT*					2 ¹⁵ -1	
MODSTEP					2.3-1	



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Equation 1: SSCG configuration equation:

 $MODCNT = round(f_{PLLIN}/4/f_{mod})$

MODSTEP = round(mdamp * PLLN * 2¹⁴/(MODCNT * 100))

The formula above (Equation 1) is SSCG configuration equation.

4.10. Memory characteristics

Table 4-24. Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽²⁾	Unit
	Number of guaranteed					
PEcyc	program /erase cycles before	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	100	_	_	kcycles
	failure (Endurance)					
t _{RET}	Data retention time		_	20	_	years
t _{PROG}	Word programming time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	37.5	180	μs
terase16kB	Sector(16kB) erase time		_	200	2000	
terase64kB	Sector(64kB) erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	300	4000	ms
terase128kB	Sector(128kB) erase time		_	600	8000	
t _{MERASE(512K)}	Mass erase time	T _A = -40°C ~ +85 °C	_	2.4	32	s
tmerase(1MB)	Mass erase time	T _A = -40°C ~ +85 °C	_	4.8	64	s
t _{MERASE(2MB)}	Mass erase time	T _A = -40°C ~ +85 °C	_	9.6	128	s
t _{MERASE(3MB)}	Mass erase time	T _A = -40°C ~ +85 °C	_	14.4	192	s

⁽¹⁾ Based on characterization, not tested in production.

4.11. NRST pin characteristics

Table 4-25. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.3 V _{DD}	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 2.6 \text{ V}$	0.7 V _{DD}	_	$V_{DD} + 0.5$	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	360		mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5	_	0.3 V _{DD}	.,,
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	0.7 V _{DD}		V _{DD} + 0.5	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis			420	1	mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.3 V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	0.7 V _{DD}	_	$V_{DD} + 0.5$	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	440	_	mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40		kΩ

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.






Figure 4-4. Recommended external NRST pin circuit

4.12. **GPIO** characteristics

Table 4-26. I/O port DC characteristics(1) (3)

Symbol	Parame	ter	Conditions	Min	Тур	Max	Unit
	Standard IO Low voltage	•	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	-		0.3 V _{DD}	٧
V _{IL}	5V-tolerant IO I		2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	_		0.3 V _{DD}	V
V.	Standard IO Low voltage	•	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			٧
V _{IH}	5V-tolerant IO I		2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			V
	Low level outpu	ıt voltage	$V_{DD} = 2.6 \text{ V}$	_	_	0.17	
V _{OL}	for an IO	Pin	$V_{DD} = 3.3 \text{ V}$	_		0.16	V
	1 8+ = OI)	mA)	$V_{DD} = 3.6 \text{ V}$	_	_	0.16	
	Low level outpu	ıt voltage	$V_{DD} = 2.6 \text{ V}$	_	_	0.46	
V_{OL}	for an IO	Pin	$V_{DD} = 3.3 \text{ V}$	_	_	0.40	V
	(I _{IO} = +20	mA)	$V_{DD} = 3.6 \text{ V}$	_	_	0.40	
	High level outpo	ut voltage	$V_{DD} = 2.6 \text{ V}$	2.39			
V _{OH}	for an IO	Pin	$V_{DD} = 3.3 \text{ V}$	3.12	_		V
	(I _{IO} = +8 r	mA)	$V_{DD} = 3.6 \text{ V}$	3.41	_	1	
	High level outpo	ut voltage	$V_{DD} = 2.6 \text{ V}$	2.05	_	1	
Vон	for an IO	Pin	$V_{DD} = 3.3 \text{ V}$	2.84			V
	$(I_{IO} = +20 \text{ mA})$		$V_{DD} = 3.6 \text{ V}$	3.12	_		
R _{PU} ⁽²⁾	Internal pull-up	All pins	$V_{IN} = V_{SS}$	30	40	50	kΩ
KPU ⁽⁻⁾	resistor	PA10	_	7.5	10	13.5	N22
R _{PD} ⁽²⁾	Internal pull-	All pins	$V_{IN} = V_{DD}$	30	40	50	kΩ
KPD\-/	down resistor	PA10	_	7.5	10	13.5	N22

⁽¹⁾ Based on characterization, not tested in production.




- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15 / PI8. Since PC13 to PC15 and PI8 are supplied through the PowerSwitch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 and PI8 should not exceed 2 MHz when they are in output mode (maximum load: 30 pF).

Table 4-27. I/O port AC characteristics(1)(2)

GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDIOV OS DDO > OS DDV[1:0] = 00	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	30	
GPOx_OSPD0->OSPDy[1:0] = 00 (IO_Speed = 2 MHz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	25	MHz
(10_opeed = 2 1vii iz)	rrequericy	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	15	
CDIOV OS DDO > OS DDV[1:0] = 01	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	95	
GPIOx_OSPD0->OSPDy[1:0] = 01 (IO_Speed = 25 MHz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	80	MHz
(10_0p000 = 20 Wil 22)	rrequericy	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	50	
GPIOx_OSPD0->OSPDy[1:0] = 10	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	160	
(IO_Speed = 50 MHz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	125	MHz
(10_0p000 = 00 Wil 22)	rrequericy	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	90	
GPIOx_OSPD0->OSPDy[1:0] = 11	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	200	
(IO_Speed = 200 MHz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	170	MHz
(15_5p333 = 255 WLZ)	Troquericy	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	130	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3) The I/O speed is configured using the GPIOx_CTL -> MDy[1:0] bits. Refer to the GD32F4xx user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in Figure 4-5, and maximum frequency cannot exceed 168 MHz.

Figure 4-5. I/O port AC characteristics definition





4.13. ADC characteristics

Table 4-28. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V_{REF+}	V
V _{REF+} (2)	Positive Reference Voltage	_	2.4	_	V_{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	_	_	V _{SSA}	_	V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.6	
£ (1)	Comming upto	10-bit	0.008	_	3.1	MS
f _S ⁽¹⁾	Sampling rate	8-bit	0.01	_	3.6	PS
		6-bit	0.011	_	4.4	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external;3 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 2	_	_	52.1	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	-	0.55	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_		5.5	pF
t _{CAL} ⁽²⁾	Calibration time	$f_{ADC} = 40 \text{ MHz}$	_	3.275	1	μs
t _s (2)	Sampling time	$f_{ADC} = 40 \text{ MHz}$	0.075	_	12	μs
		12-bit	_	15	_	
t _{CONV} (2)	Total conversion time (including	10-bit	_	13	_	1/
(CONV)	sampling time)	8-bit	_	11	_	f_{ADC}
		6-bit	_	9	_	
tsu ⁽²⁾	Startup time	_	_	_	1	μs

⁽¹⁾ Based on characterization, not tested in production.

$$\textit{Equation 2} : \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \quad R_{\mathsf{AIN}} < \frac{r_{\mathsf{s}}}{f_{\mathsf{ADC}^*} C_{\mathsf{ADC}^*} \ln(2^{\mathsf{N}+2})} - R_{\mathsf{ADC}}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-29. ADC RAIN max for $f_{ADC} = 40 \text{ MHz}$

T _s (cycles)	t _s (us)	R _{AIN max} (ΚΩ)
3	0.075	0.85
15	0.375	6.5
28	0.7	12.6
55	1.375	25.7
84	2.1	38.8
112	2.8	51.9
144	3.6	WA
480	12	N/A

⁽²⁾ Guaranteed by design, not tested in production.



Note: Guaranteed by design, not tested in production.

Table 4-30. ADC dynamic accuracy at f_{ADC} = 30 MHz

Symbol	Parameter Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 30 MHz	10.5	10.6		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 2.6 \text{ V}$	65	65.6		
SNR	Signal-to-noise ratio	Input Frequency = 110	65.5	66	_	dB
THD	Total harmonic distortion	kHz Temperature = 25 °C	-74	-76		uБ

Table 4-31. ADC dynamic accuracy at fADC = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 30 MHz	10.7	10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	66.2	65.8	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	66.8	67.4	_	dB
THD	Total harmonic distortion	kHz Temperature = 25 °C	-71	-75	_	uБ

Table 4-32. ADC dynamic accuracy at fADC = 36 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 36 MHz	10.3	10.4	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	64.2	65	_	dB
THD	Total harmonic distortion	kHz Temperature = 25 °C	-70	-72		uВ

Table 4-33. ADC dynamic accuracy at f_{ADC} = 40 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 40 MHz	9.9	10.0	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	61.4	62	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	62	62.4	_	dB
THD	Total harmonic distortion	kHz Temperature = 25 °C	-68	-70		uБ

Table 4-34. ADC static accuracy at f_{ADC} = 15 MHz

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	4 45 10 10	±2	±3	
DNL	Differential linearity error	f _{ADC} = 15 MHz V _{DDA} = V _{REF+} = 3.3 V	±0.9	±1.2	LSB
INL	Integral linearity error		±1.1	±1.5	



4.14. Temperature sensor characteristics

Table 4-35. Temperature sensor characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
TL	VSENSE linearity with temperature	_	±1.5	_	°C
Avg_Slope	Average slope	_	4.1	_	mV/°C
V ₂₅	Voltage at 25 ℃	-	1.45		V
t _{S_temp} (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

⁽¹⁾ Based on characterization, not tested in production.

4.15. DAC characteristics

Table 4-36. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	_	2.6	3.3	3.6	V
V _{REF+} ⁽²⁾	Positive Reference Voltage	_	2.4	_	V_{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	_	l	V _{SSA}		V
R _{LOAD} ⁽²⁾	Resistive load	Resistive load with buffer ON	5	_	_	kΩ
Ro ⁽²⁾	Impedance output	Impedance output with buffer OFF		_	15	kΩ
C _{LOAD} ⁽²⁾	Capacitive load	Capacitive load with buffer ON	_	_	50	pF
DAC_OUT	Lauren DA O OLFF auchteur	Lower DAC_OUT voltage with buffer ON	0.2	_	_	٧
min ⁽²⁾	Low er DAC_OUT voltage	Lower DAC_OUT voltage with buffer OFF	0.5	_	_	mV
DAC_OUT	Linkan DAC OLT walkana	Higher DAC_OUT voltage with buffer ON	_	_	V _{DDA} - 0.2	V
max ⁽²⁾	Higher DAC_OUT voltage	Higher DAC_OUT voltage with	_	_	V _{DDA} -	V
		buffer OFF			1LSB	
40	DAC current consumption	With no load, middle code(0x800) on the input, $V_{REF+} = 3.6 \text{ V}$	_	_	500	
ldda ⁽¹⁾	in quiescent mode	With no load, worst code(0xF1C) on the input, $V_{REF+} = 3.6 \text{ V}$	_	_	560	μΑ
IDDVREF+ ⁽¹⁾	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, $V_{REF+} = 3.6 \; V$	_	86	_	μΑ
		With no load, worst code(0xF1C) on the input,	_	298	_	

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{REF+} = 3.6 V				
DNL ⁽¹⁾	Differential non linearity	10-bit configuration	_	_	±0.5	LSB
DINL	Birrorondar Horr imrearity	12-bit configuration	_	_	±2	LOD
INL ⁽¹⁾	Integral non linearity	10-bit configuration		_	±1	LSB
IINL(*)	integral Herr intearty	12-bit configuration	_	_	±4	LOD
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode	_	_	±12	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	_	±0.5	_	%
T _{setting} ⁽¹⁾	Settling time	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$	_	0.5	1	μs
T _{wakeup} (2)	Wakeup from off state		_	5	10	μs
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change from code i to i±1LSB	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ	ı		4	MS/s
PSRR ⁽²⁾	Pow er supply rejection ratio(to V _{DDA})	No R _{Load} , C _{LOAD} =50 pF	_	-90	-75	dB

⁽¹⁾ Based on characterization, not tested in production.

4.16. I2C characteristics

Table 4-37. I2C characteristics(1)(2)

Cum h al	Donomotor	Conditions	Standar	d mode	Fast	node	I lo it
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t _{SCL(H)}	SCL clock high time	_	4.0	_	0.6		μs
t _{SCL(L)}	SCL clock low time	_	4.7	_	1.3	_	μs
t _{su(SDA)}	SDA setup time		2	_	0.8		μs
t _{h(SDA)}	SDA data hold time	_	250	_	250	_	ns
t _{r(SDA/SCL)}	SDA and SCL rise time	_	_	1000	20	300	ns
t _{f(SDA/SCL)}	SDA and SCL fall time		4	300	4	300	ns
t _{h(STA)}	Start condition hold time		4.0		0.6		μs
t _{s(STA)}	Repeated Start condition setup time	ı	4.7		0.6		μs
t _{s(STO)}	Stop condition setup time		4.0	_	0.6	_	μs
t _{buff}	Stop to Start condition time (bus free)	_	4.7	_	1.3	_	μs


⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Test condition: GPIO_SPEED set 2 MHz and external pull-up resistor value is 1 k Ω when operate EEPROM with I2C.



Figure 4-6. I2C bus timing diagram



4.17. SPI characteristics

Table 4-38. Standard SPI characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
,		Conditions	IVIIII	тур		
f _{SCK}	SCK clock frequency	-	_	_	30	MHz
t	SCK clock high time	Master mode, f _{PCLKx} = 100 MHz,	18	20	22	ns
tsck(H)	SON Clock high time	presc = 8	10	20	22	115
+	SCK clock low time	Master mode, f _{PCLKx} = 100 MHz,	18	20	22	no
ISCK(L)	tsck(L) SCK clock low time presc = 8		10	20	22	ns
		SPI master mode				
t _{V(MO)}	Data output valid time	_		7	_	ns
t _{H(MO)}	Data output hold time	_	_	4	_	ns
t _{SU(MI)}	Data input setup time	_	1	_	_	ns
t _{H(MI)}	Data input hold time	_	0	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)}	NSS enable hold time		1	_	_	ns
t _{A(SO)}	Data output access time	_		9	_	ns
t _{DIS(SO)}	Data output disable time	_		8	_	ns
t _{V(SO)}	Data output valid time	_		10		ns
t _{H(SO)}	Data output hold time	_	_	10	_	ns
tsu(si)	Data input setup time	_	0			ns
t _{H(SI)}	Data input hold time	_	2	_	_	ns

⁽¹⁾ Based on characterization, not tested in production.



Figure 4-7. SPI timing diagram - master mode





Figure 4-8. SPI timing diagram - slave mode





4.18. I2S characteristics

Table 4-39. I2S characteristics(1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Objects for	Master mode (data: 16 bits,	_	3.078	_	N.41 .
fck	Clock frequency	Audio frequency = 96 kHz)				MHz
		Slave mode	_	10	_	
t _H	Clock high time	_	_	162	_	ns
t∟	Clock low time			163		ns
t _{V(WS)}	WS valid time	Master mode	_	2	_	ns
t _{H(WS)}	WS hold time	Master mode	_	2	_	ns
tsu(ws)	WS setup time	Slave mode	0	_		ns
t _{H(WS)}	WS hold time	Slave mode	3	_	_	ns
D	I2S slave input clock duty	01		50		0/
Ducy _(SCK)	cycle	Slave mode	_	50	_	%
tsu(sd_mr)	Data input setup time	Master mode	0	_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
t _{H(SD_MR)}	Data input hold time	Master receiver	1	_	_	ns
t _{H(SD_SR)}	Data input hold time	Slave receiver	3	_	_	ns
t ()	Data autout valid time	Slave transmitter		12		20
t _V (SD_ST)	Data output valid time	(after enable edge)		12		ns
t. (05, 07)	Data output hold time	Slave transmitter		10		ns
t _{h(SD_ST)}	Data output noid time	(after enable edge)		10		113
+	Data autout valid time	Master transmitter		10		20
t _{v(SD_MT)}	Data output valid time	(after enable edge)	_	10		ns
+	Data autout hald time	Master transmitter		7		20
t _{h(SD_MT)}	Data output hold time	(after enable edge)		7		ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.19. USART characteristics

Table 4-40. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 100 MHz	-	1	50	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 100 MHz	5.8	_	_	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 100 MHz	5.8			ns

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



4.20. SDIO characteristics

Table 4-41. SDIO characteristics(1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{PP} (3)	Clock frequency in data transfer mode	_	0	_	48	MHz		
t _{W(CKL)} (3)	Clock low time	$f_{pp} = 48 \text{ MHz}$	10.5	11	_	ns		
tw(ckh) (3)	Clock high time	$f_{pp} = 48 \text{ MHz}$	9.5	10	_	ns		
	CMD, D inputs (referenced to C	CK) in MMC and S	D HS mo	de				
t _{ISU} (4)	Input setup time HS	$f_{pp} = 48 \text{ MHz}$	4	_	_	ns		
t _{IH} ⁽⁴⁾	Input hold time HS	$f_{pp} = 48 \text{ MHz}$	3	_	_	ns		
	CMD, D outputs (referenced to 0	CK) in MMC and S	SD HS ma	de				
t _{OV} ⁽³⁾	Output valid time HS	$f_{pp} = 48 \text{ MHz}$	-	_	13.8	ns		
t _{OH} (3)	Output hold time HS	$f_{pp} = 48 \text{ MHz}$	12	_		ns		
	CMD, D inputs (referenced	to CK) in SD defa	ult mode					
t _{ISUD} (4)	Input setup time SD	f _{pp} = 24 MHz	3	_	_	ns		
t _{IHD} ⁽⁴⁾	Input hold time SD	$f_{pp} = 24 \text{ MHz}$	3	_	_	ns		
	CMD, D outputs (referenced to CK) in SD default mode							
t _{OVD} (3)	Output valid default time SD	$f_{pp} = 24 \text{ MHz}$	_	2.4	2.8	ns		
t _{OHD} (3)	Output hold default time SD	$f_{pp} = 24 \text{ MHz}$	0.8		_	ns		

⁽¹⁾ CLK timing is measured at 50% of V_{DD} .

4.21. CAN characteristics

Refer to <u>Table 4-26. I/O port DC characteristics(1) (3)</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

4.22. USBFS characteristics

Table 4-42. USBFS start up time

Symbol	Parameter	Max	Unit
tstartup ⁽¹⁾	USBFS startup time	1	μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Capacitive load $C_L = 30 \text{ pF}$.

⁽³⁾ Based on characterization, not tested in production.

⁽⁴⁾ Guaranteed by design, not tested in production.



Table 4-43. USBFS DC electrical characteristics

Syml	ool	Parameter Parameter	Conditions	Min	Тур	Max	Unit
	V_{DD}	USBFS operating voltage	_	3	_	3.6	V
Input	V_{DI}	Differential input sensitivity	_	0.2	_	_	
levels ⁽¹⁾	V _{СМ}	Differential common mode range	Includes V _{DI} range	0.8	_	2.5	V
	V _{SE}	Single ended receiver threshold	_	1.3	_	2.0	
Output	V_{OL}	Static output level low	$R_Lof1.0\;k\Omega$ to $3.6\;V$		0.06	0.3	V
levels (2)	VoH	Static output level high	R_L of 15 $k\Omega$ to V_{SS}	2.8	3.3	3.6	٧
D (2)	PA11, PA12(USBFS_DM/DP) PB14, PB15(USBHS_ DWDP)	, , , , ,	17	21	25	
R _{PD} (.2)	PA9(USBFS_VBUS) PB13(USBHS_VBUS)	$V_{IN} = V_{DD}$	0.72	0.9	1.1	l-O
R _{PU} ⁽²⁾		PA11, PA12(USBFS_DM/DP) PB14, PB15(USBHS_ DM/DP)		1.2	1.5	1.8	kΩ
		PA9(USBFS_VBUS) PB13(USBHS_VBUS)	$V_{IN} = V_{SS}$	0.24	0.3	0.33	


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-44. USBFS full speed-electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	CL = 50 pF	4	_	20	ns
t _F	Fall time	CL = 50 pF	4	_	20	ns
t _{RFM}	Rise / fall time matching	t _R / t _F	90	_	110	%
VCRS	Output signal crossover voltage	_	1.3		2.0	V

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-9. USBFS timings: definition of data signal rise and fall time



⁽²⁾ Based on characterization, not tested in production.



4.23. USBHS characteristics

Table 61. USBHS clock timing parameters(1)

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	USBHS operating voltage	3.0		3.6	V
fhclk	f _{HCLK} value to guarantee proper	30			MHz
	operation of USBHS interface	30		_	IVIITZ
F _{START_8BIT}	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz
F _{STEADY}	Frequency (steady state) ±500 ppm	59.97	60	60.63	MHz
D _{START_8BIT}	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%
DSTEADY	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%

⁽¹⁾ Guaranteed by design, not tested in production.

Table 62. USB-ULPI Dynammic characteristics

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time	_		2	ns
t _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	-		ns
t _{SD}	Data in setup time	_		2	ns
t _{HD}	Data in hold time	0			ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.24. TIMER characteristics

Table 4-45. TIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	_	1	_	t _{TIMERxCLK}
t _{res}	Timer resolution time	f _{TIMERxCLK} = 168 MHz	5.95	_	ns
f _{EXT}	Timor, external clock frequency	_	0	f _{TIMERxCLK} /2	MHz
TEXT	Timer external clock frequency	f _{TIMERxCLK} = 168 MHz	0	84	MHz
		TIMERx (except	_	16	bit
RES	Timer resolution	TIMER1 & TIMER4)			
		TIMER1 & TIMER4		32	bit
toounited	16-bit counter clock period	_	1	65536	t _{TIMERx} CLK
when internal clock is selected		f _{TIMERxCLK} = 168 MHz	0.006	390.95	μs
+	Maximum possible count	_	_	65536x65536	t _{TIMERx} CLK
tmax_count	Maximum possible count	f _{TIMERxCLK} = 168 MHz		25.57	s

⁽¹⁾ Guaranteed by design, not tested in production.



4.25. Camera interface (DCI) characteristics

Table 4-46. DCI characteristics(1)

Symbol	Parameter	Min	Max	Unit
Frequency ratio	DCI_PIXCLK / f _{HCLK}	_	0.4	
DCI_PIXCLK	Pixel clock input	_	80	MHz
DPixel	Pixel clock input duty cycle	30	70	%
tsu(DATA)	Data input setup time	2.5		ns
th(DATA)	Data output valid time	1		ns
tsu(HSYNC)	DCI_HSYNC input setup time	2		ns
tsu(VSYNC)	DCI_VSYNC input setup time	2		ns
th(HSYNC)	DCI_HSYNC input hold time	0.5	_	ns
th(VSYNC)	DCI_VSYNC input hold time	0.5	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.26. WDGT characteristics

Table 4-47. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.125	512	
1/8	001	0.25	1024	
1/16	010	0.5	2048	
1/32	011	1.0	4096	ms
1/64	100	2.0	8192	
1/128	101	4.0	16384	
1/256	110 or 111	8.0	32768	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-48. WWDGT min-max timeout value at 42 MHz (fpci k1)(1)

Table 4 40. WWDOT Thirt max timeout value at 42 in 12 (ipclki)						
Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit	
1/1	00	97.52		6.24		
1/2	01	195.05		12.48	me	
1/4	10	390.10	μs	24.97	ms	
1/8	11	780.19		49.93		

⁽¹⁾ Guaranteed by design, not tested in production.

4.27. Parameter conditions

Unless otherwise specified, all values given for VDD = VDDA = 3.3 V, TA = 25 °C



5. Package information

5.1. LQFP144 package outline dimensions

Figure 5-1. LQFP144 package outline







Table 5-1. LQFP144 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	21.80	22.0	22.20
D1	19.90	20.0	20.10
E	21.80	22.0	22.20
E1	19.90	20.0	20.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	_	0.75
L1	_	1.0 REF	_
b	0.18	_	0.26
b1	0.17	0.20	0.23
е	_	0.50 BSC	_


(Original dimensions are in millimeters)

5.2. BGA100 package outline dimensions

Figure 5-2. BGA100 package outline







DETAIL B(2:1)

Table 5-2. BGA100 package dimensions


Symbol	Min	Тур	Max	
А	_	_	0.89	
A1	0.13	0.18	0.23	
A2	0.53	0.58	0.63	
А3		0.45 BASIC		
С	0.10	0.13	0.16	
D	6.90	7.00	7.10	
D1	5.50 BASIC			
E	6.90	7.00	7.10	
E1		5.50 BASIC		
е		0.50 BASIC		
L		0.625 REF		
b	0.20	0.25	0.30	
aaa	0.10			
ccc	0.20			
ddd	0.08			
eee	0.15			
ffff		0.08		

(Original dimensions are in millimeters)



5.3. LQFP100 package outline dimensions

Figure 5-3. LQFP100 package outline






Table 5-3. LQFP100 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	15.80	16.0	16.20
D1	13.90	14.0	14.10
E	15.80	16.0	16.20
E1	13.90	14.0	14.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	0.6	0.75
L1	_	1.0 REF	_
b	0.18	0.20	0.26
b1	0.17	0.20	0.23
eB	15.05	_	15.35
е	_	0.50 BSC	_



(Original dimensions are in millimeters)



5.4. LQFP64 package outline dimensions

Figure 5-4. LQFP64 package outline




Table 5-4. LQFP64 package dimensions

Symbol	Min	Тур	Max
А			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
Е	11.80	12.00	12.20
E1	9.90	10.00	10.10
θ	0°	3.5°	7°
С	0.13		0.17
L	0.45	0.60	0.75
L1		1.00 REF	
b	0.17	0.20	0.27
е	_	0.50 BSC	_
eB	11.25	_	11.45

(Original dimensions are in millimeters)



5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " Θ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

⊕ JA: Thermal resistance, junction-to-ambient.

⊕ JB: Thermal resistance, junction-to-board.

⊕ JC: Thermal resistance, junction-to-case.

 Ψ_{JB} : Thermal characterization parameter, junction-to-board.

 $\Psi_{\rm JT}$: Thermal characterization parameter, junction-to-top center.

 $\Theta_{JA} = (T_J - T_A)/P_D$

 $\Theta_{JB} = (T_J - T_B)/P_D$

 $\Theta_{JC} = (T_J - T_C)/P_D$

Where, T_J = Junction temperature.

 $T_A = Ambient temperature$

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

 P_D = Total power dissipation

 $_{\rm JA}$ represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower $_{\rm JA}$ can be considerate as better overall thermal performance. $_{\rm JA}$ is generally used to estimate junction temperature.

 Θ JB is used to measure the heat flow resistance between the chip surface and the PCB board. Θ JC represents the thermal resistance between the chip surface and the package top case. Θ JC is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics(1)

Symbol	Condition	Package	Value	Unit
		LQFP144	48.76	
⊕ JA	T _A = 85°C, Natural convection, 2S2P	BGA 100	78.32	00/14/
⊖ JA	PCB	LQFP100	57.42	°C/W
		LQFP64	51.81	
		LQFP144	35.00	
Θ	T 0500 Oald plate 0000 DCD	BGA100	55.27	00/14/
⊕ JB	T _A = 25°C, Cold plate, 2S2P PCB	LQFP100	31.68	°C/W
		LQFP64	33.36	
		LQFP144	12.03	
⊕ JC	T 25°C Cold plate 25°D DCD	BGA 100	20.15	0C/\\/
OlC	$^{\odot}$ Jc $T_A = 25$ °C, Cold plate, 2S2P PCB	LQFP100	13.85	°C/W
		LQFP64	11.25	
Ψ ЈВ	T _A = 85°C, Natural convection, 2S2P	LQFP144	35.32	°C/W
, JR	PCB	BGA100	55.74	G/VV



GD32F405xxDatasheet

Symbol	Condition	Package	Value	Unit
		LQFP100	41.28	
		LQFP64	33.53	
		LQFP144	1.86	
Ψлт	T _A = 85°C, Natural convection, 2S2P	BGA100	1.74	°C/\\/
4 JI	PCB	LQFP100	0.75	°C/W
		LQFP64	0.49	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32F405xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F405RET6	512	LQFP64	Green	Industrial -40°C to +85°C
GD32F405RGT6	1024	LQFP64	Green	Industrial -40°C to +85°C
GD32F405RKT6	3072	LQFP64	Green	Industrial -40°C to +85°C
GD32F405VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F405VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F405VGH6	1024	BGA100	Green	Industrial -40°C to +85°C
GD32F405VKH6	3072	BGA100	Green	Industrial -40°C to +85°C
GD32F405ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F405ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Oct. 25, 2016
1.1	Repair history accumulation error	Jan.24, 2018
2.0	Repair history accumulation error and electrical characteristics updated	May.19, 2020
2.1	 Update BGA100 parameter A max in Table 5-2. BGA100 package dimensions, the value changes from 0.84mm to 0.89mm. Update Memory characteristics in Table 4-24. Flash memory characteristics. Modify the DCMI to DCI in chapter Camera interface (DCI) characteristics. Modify LDO in run mode to LDO in normal power and normal driver mode, LDO in low power mode to LDO in normal power and low driver mode, Main LDO in under drive mode to LDO in low power and normal drive mode, Low Power LDO in under driver mode to LDO in low power and low driver mode in Table 4-7. Power consumption characteristics (2)(3)(4)(5). Modify the second DAC_OUT min to DAC_OUT max in Table 4-36. DAC characteristics. Changed the range of Tstg from -55-+150°C to -65-150°C in Table 4-1. Absolute maximum ratings(1) (4). Delete Fast mode Plus and add parameter ts(STA), ts(STO) and tbuff, update I2C Timing diagram in I2C characteristics. Update the SPI Timing diagram in chapter SPI characteristics. 	May.25, 2021



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but no t limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume anyliability arising out of the application or use of any Product described in this document. Any information provided in this documentisprovided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has be en expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized foruse ascomponents in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and cust omes shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability aising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injuryor death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2021 GigaDevice - All rights reserved