

GigaDevice Semiconductor Inc.

GD32E507xx Arm® Cortex®-M33 32-bit MCU

Datasheet




Table of Contents

Tá	able c	of Contents	1	
Li	ist of	Figures	4	
Li	ist of	Tables	5	
1.	Ge	neral description	7	
2.	De	vice overview	8	
	2.1.	Device information	8	
2.2. Block diagram				
	2.3.	Pinouts and pin assignment	10	
	2.4.	Memory map	13	
	2.5.	Clock tree	17	
	2.6.	Pin definitions	19	
	2.6.	1. GD32E507Zx LQFP144 pin definitions	19	
	2.6.			
	2.6.	3. GD32E507Rx LQFP64 pin definitions	37	
3.	. Fur	nctional description	43	
	3.1.	Arm® Cortex®-M33 core	43	
	3.2.	Embedded memory	43	
	3.3.	Clock, reset and supply management	44	
	3.4.	Boot modes	44	
	3.5.	Power saving modes	45	
	3.6.	Analog to digital converter (ADC)	46	
	3.7.	Digital to analog converter (DAC)	46	
	3.8.	DMA	46	
	3.9.	General-purpose inputs/outputs (GPIOs)	47	
	3.10.	Timers and PWM generation	47	
	3.11.	Real time clock (RTC)	48	
	3.12.	Inter-integrated circuit (I2C)	49	
	3.13.	Serial peripheral interface (SPI)	49	
	3.14.	Universal synchronous asynchronous receiver transmitter (USART)	50	
	3.15.	Inter-IC sound (I2S)	50	



	3.16.	Universal serial bus High-Speed interface (USBHS)	. 50
	3.17.	Controller area network (CAN)	. 51
	3.18.	Ethernet (ENET)	. 51
	3.19.	External memory controller (EXMC)	. 51
	3.20.	Comparators (CMP)	. 52
	3.21.	Trigonometric Math Unit (TMU)	. 52
	3.22.	Super High-Resolution Timer (SHRTIMER)	. 52
	3.23.	Serial/Quad Parallel Interface (SQPI)	. 52
	3.24.	Debug mode	. 53
	3.25.	Package and operation temperature	. 53
4	. Ele	ctrical characteristics	. 54
	4.1.	Absolute maximum ratings	. 54
	4.2.	Operating conditions characteristics	. 54
	4.3.	Power consumption	. 56
	4.4.	EMC characteristics	. 63
	4.5.	Power supply supervisor characteristics	. 63
	4.6.	Electrical sensitivity	. 64
	4.7.	External clock characteristics	. 65
	4.8.	Internal clock characteristics	. 67
	4.9.	PLL characteristics	. 68
	4.10.	Memory characteristics	. 70
	4.11.	NRST pin characteristics	. 70
	4.12.	GPIO characteristics	. 71
	4.13.	Temperature sensor characteristics	. 72
	4.14.	ADC characteristics	. 73
	4.15.	DAC characteristics	. 76
	4.16.	Comparators characteristics	. 77
	4.17.	Trigonometric Math Unit (TMU) characteristics	. 77
	4.18.	I2C characteristics	. 78
	4.19.	SPI characteristics	. 79
	4.20.	I2S characteristics	. 81
	4.21.	USART characteristics	. 83





digubevi	ice .	GD32E301 XX DataSHEEt
4.22.	CAN characteristics	83
4.23.	USBHS characteristics	84
4.24.	EXMC characteristics	86
4.25.	Serial/Quad Parallel Interface (SQPI) characteristi	ics90
4.26.	Super High-Resolution Timer (SHRTIMER) charac	cteristics 90
4.27.	TIMER characteristics	92
4.28.	WDGT characteristics	93
4.29.	Parameter condition	93
5. Pa	ckage information	94
5.1.	LQFP144 package outline dimensions	94
5.2.	LQFP100 package outline dimensions	95
5.3.	LQFP64 package outline dimensions	96
6. Or	dering information	97
7. Re	evision history	98



List of Figures

Figure 2-1. GD32E507xx block diagram	9
Figure 2-2. GD32E507Zx LQFP144 pinouts	
Figure 2-3. GD32E507Vx LQFP100 pinouts	11
Figure 2-4. GD32E507Rx LQFP64 pinouts	12
Figure 2-5. GD32E507xx clock tree	17
Figure 4-1. Recommended power supply decoupling capacitors (1)(2)	55
Figure 4-2. Typical supply current consumption in Run mode	62
Figure 4-3. Typical supply current consumption in Sleep mode	62
Figure 4-4. Recommended external NRST pin circuit	71
Figure 4-5. I/O port AC characteristics definition	72
Figure 4-6. I2C bus timing diagram	78
Figure 4-7. SPI timing diagram - master mode	79
Figure 4-8. SPI timing diagram - slave mode	80
Figure 4-9. I2S timing diagram - master mode	82
Figure 4-10. I2S timing diagram - slave mode	82
Figure 4-11. USBFS timings: definition of data signal rise and fall time	85
Figure 5-1. LQFP144 package outline	94
Figure 5-2. LQFP100 package outline	95
Figure 5-3. LQFP64 package outline	96



List of Tables

Table 2-1. GD32E507xx devices features and peripheral list	8
Table 2-2. GD32E507xx memory map	. 13
Table 2-3. GD32E507Zx LQFP144 pin definitions	. 19
Table 2-4. GD32E507Vx LQFP100 pin definitions	. 29
Table 2-5. GD32E507Rx LQFP64 pin definitions	. 37
Table 4-1. Absolute maximum ratings (1)(4)	. 54
Table 4-2. DC operating conditions	. 54
Table 4-3. Clock frequency ⁽¹⁾	. 55
Table 4-4. Operating conditions at Power up/ Power down (1)	. 55
Table 4-5. Start-up timings of Operating conditions (1)(2)(3)	. 55
Table 4-6. Power saving mode wakeup timings characteristics (1)(2)	. 56
Table 4-7. Power consumption characteristics (2)(3)(4)(5)	. 56
Table 4-8. EMS characteristics ⁽¹⁾	. 63
Table 4-9. Power supply supervisor characteristics	. 63
Table 4-10. ESD characteristics ⁽¹⁾	. 64
Table 4-11. Static latch-up characteristics ⁽¹⁾	. 64
Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	65
Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)	. 65
Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics.	. 65
Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)	. 66
Table 4-16. High speed internal clock (IRC8M) characteristics	. 67
Table 4-17. Low speed internal clock (IRC40K) characteristics	. 67
Table 4-18. High speed internal clock (IRC48M) characteristics	. 68
Table 4-19. PLL characteristics	. 68
Table 4-20. PLL1 characteristics	. 69
Table 4-21. PLL2 characteristics	. 69
Table 4-22. PLLUSB characteristics	
Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics ⁽¹⁾	. 69
Table 4-24. Flash memory characteristics	. 70
Table 4-25. NRST pin characteristics	
Table 4-26. I/O port DC characteristics ⁽¹⁾⁽³⁾	. 71
Table 4-27. I/O port AC characteristics ⁽¹⁾⁽²⁾	. 72
Table 4-28. Temperature sensor characteristics ⁽¹⁾	. 72
Table 4-29. ADC characteristics	
Table 4-30. ADC R _{AIN} max for f _{ADC} = 35 MHz	
Table 4-31. ADC dynamic accuracy at f _{ADC} = 14 MHz V _{DDA} = 1.8 V ⁽¹⁾	
Table 4-32. ADC dynamic accuracy at f _{ADC} = 35 MHz V _{DDA} = 3.3 V ⁽¹⁾	
Table 4-33. ADC dynamic accuracy at f _{ADC} = 35 MHz V _{DDA} = 2.4 V ⁽¹⁾	
Table 4-34. ADC static accuracy at f _{ADC} = 14 MHz V _{DDA} = 1.8 V ⁽¹⁾	
Table 4-35. ADC static accuracy at f _{ADC} = 35 MHz V _{DDA} = 3.3 V ⁽¹⁾	. 75






Table 4-36. ADC static accuracy at $f_{ADC} = 35$ MHz $V_{DDA} = 2.4$ V $^{(1)}$	75
Table 4-37. DAC characteristics	76
Table 4-38. CMP characteristics (1)	
Table 4-39. TMU supported instructions characteristics (1)	
Table 4-40. I2C characteristics (1)(2)(3)	
Table 4-41. Standard SPI characteristics (1)	79
Table 4-42. I2S characteristics (1)(2)	81
Table 4-43. USART characteristics (1)	83
Table 4-44. USBHS DC electrical characteristics	84
Table 4-45. USBHS dynamic characteristics ⁽¹⁾	84
Table 4-46. USBHS Charger Detection characteristics (1)	
Table 4-47. USBHS clock timing parameters (1)	
Table 4-48. USB-ULPI Dynamic characteristics (1)	
Table 4-49. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings (1)(2)(3)	86
Table 4-50. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings (1)(2)(3)	86
Table 4-51. Asynchronous multiplexed PSRAM/NOR read timings (1)(2)(3)	
Table 4-52. Asynchronous multiplexed PSRAM/NOR write timings (1)(2)(3)	87
Table 4-53. Synchronous multiplexed PSRAM/NOR read timings (1)(2)(3)	87
Table 4-54. Synchronous multiplexed PSRAM write timings (1)(2)(3)	
Table 4-55. Synchronous non-multiplexed PSRAM/NOR read timings (1)(2)(3)	89
Table 4-56. Synchronous non-multiplexed PSRAM write timings (1)(2)(3)	89
Table 4-57.SQPI characteristics	
Table 4-58. SHRTIMER characteristics (1)	90
Table 4-59. SHRTIMER output response to fault protection (1)	91
Table 4-60. SHRTIMER output response to external 1 to 10(Synchronous mode (1))	91
Table 4-61. SHRTIMER synchronization input / output (1)	92
Table 4-62. TIMER characteristics (1)	92
Table 4-63. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)	93
Table 4-64. WWDGT min-max timeout value at 90 MHz (f _{PCLK1}) (1)	93
Table 5-1. LQFP144 package dimensions	94
Table 5-2. LQFP100 package dimensions	95
Table 5-3. LQFP64 package dimensions	96
Table 6-1. Part ordering code for GD32E507xx devices	97
Table 7-1. Revision history	98



1. General description

The GD32E507xx device belongs to the high performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M33 core. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The processor is based on the ARMv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP.

The GD32E507xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at up to 180 MHz frequency with Flash accesses 0~4 waiting time to obtain maximum efficiency. It provides up to 512 KB embedded Flash memory and up to 128 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer two 12-bit ADCs, two DACs, three comparators, up to nine general 16-bit timers, a general 32-bit timer, two basic timers, two PWM advanced timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, six USARTs, two I2Ss, an USBHS, an ENET and three CANs. Additional peripherals as trigonometric math unit (TMU), super high-resolution Timer (SHRTIMER), EXMC interface, Serial/Quad Parallel Interface (SQPI) are included.

The device operates from a 1.62 to 3.6 V power supply and available in –40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32E507xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike, optical module and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32E507xx devices features and peripheral list

ıak	JIG Z-1. GDJZ	032E507xx devices features and GD32E507xx			Peripii	periprierai iist		
F	Part Number	RC	RE	VC	VE	ZC	ZE	
EL ACIL (KD)								
FLASH (KB)		256	512	256	512	256	512	
	SRAM (KB)	96	128	96	128	96	128	
	General	3	9	3	9	3	9	
	timer(16-bit)	(2-4)	(2-4,8-13)	(2-4)	(2-4,8-13)	(2-4)	(2-4,8-13)	
	General	1	1	1	1	1	1	
	timer(32-bit)	(1)	(1)	(1)	(1)	(1)	(1)	
	Advanced	1	2	1	2	2	2	
Timers	timer(16-bit)	(0)	(0,7)	(0)	(0,7)	(0,7)	(0,7)	
Tin	SysTick	1	1	1	1	1	1	
	Basic	2	2	2	2	2	2	
	timer(16-bit)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	
	SHRTIMER	1	1	1	1	1	1	
	Watchdog	2	2	2	2	2	2	
	RTC	1	1	1	1	1	1	
	USART	4	4	4	4	4	4	
		(0-2,5)	(0-2,5)	(0-2,5)	(0-2,5)	(0-2,5)	(0-2,5)	
	UART	2	2	2	2	2	2	
	UARI	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	
ity	100	3	3	3	3	3	3	
ctiv	I2C	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	
Connectivity	001/100	3/2	3/2	3/2	3/2	3/2	3/2	
Co	SPI/I2S	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	
	Ethernet	1	1	1	1	1	1	
		3	3	3	3	3	3	
	CAN	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	
	USBHS	1	1	1	1	1	1	
	GPIO	51	51	80	80	112	112	
	EXMC	0	0	1	1	1	1	
	DAC	2	2	2	2	2	2	
	CMP	3	3	3	3	3	3	
	TMU	1	1	1	1	1	1	
O	Units	2	2	2	2	2	2	
ADC	Channels	16	16	16	16	16	16	
	Package							
Fackage		LQFP64		LQFP100		LQFP144		



2.2. Block diagram

SW/JTAG TPIU POR/PDR Code Flash ARM Cortex-M33 Memory Controller Memory Cbus Processor Fmax:180MHz NVIC LDO FMC SQPI TMU CRC RCU GP DMA 12 chs AHB Peripherals IRC 8MHz AHB Matrix **ENET** SRAM SRAM Controller OTGHS HXTAL AHB to APB AHB to APB 4-32MHz Bridge2 Bridge1 EXMC LVD Interrput request Powered By VDDA USART0 CAN0 USART5 WWDGT SPI0 TIMER1~3 12-bit SAR ADC ADC0~1 SPI1~2\ I2S1~2 Powered By VDD EXTI USART1~2 GPIOA 12C0 GPIOB 12C1 GPIOC I2C2 GPIOD FWDGT **GPIOE** RTC **GPIOF** DAC GPIOG TIMER4~6 TIMER0 UART3~4 TIMER7 CAN1~2 TIMER8~10 TIMER 11~13 SHRTIMER CMP1/3/5 СТС

Figure 2-1. GD32E507xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32E507Zx LQFP144 pinouts






Figure 2-3. GD32E507Vx LQFP100 pinouts







Figure 2-4. GD32E507Rx LQFP64 pinouts





2.4. Memory map

Table 2-2. GD32E507xx memory map

Pre-defined		с тетогу тар	
Regions	Bus	Address	Peripherals
_		0xC000 0000 - 0xDFFF FFFF	Reserved
		0xB000 0000 - 0xBFFF FFFF	SQPI_PSRAM(MEM)
External		0xA000 1400 - 0xAFFF FFFF	Reserved
device	AHB3	0xA000 1000 - 0xA000 13FF	SQPI_PSRAM(REG)
		0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
		0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External DAM		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
External RAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
		0x5000 0000 - 0x5003 FFFF	USBHS
		0x4008 0400 - 0x4FFF FFFF	Reserved
		0x4008 0000 - 0x4008 03FF	TMU
		0x4004 0000 - 0x4007 FFFF	Reserved
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
	AHB1	0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	ENET
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	Reserved
		0x4002 6000 - 0x4002 63FF	Reserved
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	Reserved
Dorinharal		0x4002 3C00 - 0x4002 3FFF	Reserved
Peripheral		0x4002 3800 - 0x4002 3BFF	Reserved
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2C00 - 0x4002 2FFF	Reserved
		0x4002 2800 - 0x4002 2BFF	Reserved
		0x4002 2400 - 0x4002 27FF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0C00 - 0x4002 0FFF	Reserved
		0x4002 0800 - 0x4002 0BFF	Reserved
		0x4002 0400 - 0x4002 07FF	DMA1



Pre-defined Regions	
0x4001 8400 - 0x4001 FFFF Reserved 0x4001 8000 - 0x4001 83FF Reserved 0x4001 7C00 - 0x4001 7FFF CMP 0x4001 7800 - 0x4001 7BFF Reserved 0x4001 7400 - 0x4001 77FF SHRTIMER 0x4001 7000 - 0x4001 73FF USART5 0x4001 6C00 - 0x4001 6FFF Reserved 0x4001 6800 - 0x4001 6FF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 8000 - 0x4001 83FF Reserved 0x4001 7C00 - 0x4001 7FFF CMP 0x4001 7800 - 0x4001 7BFF Reserved 0x4001 7400 - 0x4001 77FF SHRTIMER 0x4001 7000 - 0x4001 73FF USART5 0x4001 6C00 - 0x4001 6FFF Reserved 0x4001 6800 - 0x4001 6FF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 7C00 - 0x4001 7FF CMP 0x4001 7800 - 0x4001 7BFF Reserved 0x4001 7400 - 0x4001 77FF SHRTIMER 0x4001 7000 - 0x4001 73FF USART5 0x4001 6C00 - 0x4001 6FFF Reserved 0x4001 6800 - 0x4001 6BFF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 7800 - 0x4001 7BFF Reserved 0x4001 7400 - 0x4001 77FF SHRTIMER 0x4001 7000 - 0x4001 73FF USART5 0x4001 6C00 - 0x4001 6FFF Reserved 0x4001 6800 - 0x4001 6BFF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 7400 - 0x4001 77FF SHRTIMER 0x4001 7000 - 0x4001 73FF USART5 0x4001 6C00 - 0x4001 6FFF Reserved 0x4001 6800 - 0x4001 6BFF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 7000 - 0x4001 73FF USART5 0x4001 6C00 - 0x4001 6FFF Reserved 0x4001 6800 - 0x4001 6BFF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 6C00 - 0x4001 6FF Reserved 0x4001 6800 - 0x4001 6BFF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 6800 - 0x4001 6BFF Reserved 0x4001 5C00 - 0x4001 67FF Reserved	
0x4001 5C00 - 0x4001 67FF Reserved	
0v4001 5800 - 0v4001 5REE Posoniod	
0x4001 3000 - 0x4001 3BFF Reserved	
0x4001 5400 - 0x4001 57FF TIMER10	
0x4001 5000 - 0x4001 53FF TIMER9	
0x4001 4C00 - 0x4001 4FFF TIMER8	
0x4001 4800 - 0x4001 4BFF Reserved	
0x4001 4400 - 0x4001 47FF Reserved	
0x4001 4000 - 0x4001 43FF Reserved	
0x4001 3C00 - 0x4001 3FFF Reserved	
APB2 0x4001 3800 - 0x4001 3BFF USART0	
0x4001 3400 - 0x4001 37FF TIMER7	
0x4001 3000 - 0x4001 33FF SPI0	
0x4001 2C00 - 0x4001 2FFF TIMER0	
0x4001 2800 - 0x4001 2BFF ADC1	
0x4001 2400 - 0x4001 27FF ADC0	
0x4001 2000 - 0x4001 23FF GPIOG	
0x4001 1C00 - 0x4001 1FFF GPIOF	
0x4001 1800 - 0x4001 1BFF GPIOE	
0x4001 1400 - 0x4001 17FF GPIOD	
0x4001 1000 - 0x4001 13FF GPIOC	
0x4001 0C00 - 0x4001 0FFF GPIOB	
0x4001 0800 - 0x4001 0BFF GPIOA	
0x4001 0400 - 0x4001 07FF EXTI	
0x4001 0000 - 0x4001 03FF AFIO	
0x4000 CC00 - 0x4000 FFFF Reserved	
0x4000 CC00 - 0x4000 CFFF CAN2	
0x4000 C800 - 0x4000 CBFF	
APB1 0x4000 C400 - 0x4000 C7FF Reserved	
0x4000 C000 - 0x4000 C3FF I2C2	
0x4000 8C00 - 0x4000 BFFF Reserved	
0x4000 8800 - 0x4000 8BFF	



D			JUSZESUI XX D
Pre-defined Regions	Bus	Address	Peripherals
		0x4000 8400 - 0x4000 87FF	USBSRAM_B
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	CAN SRAM 512 bytes
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2006 0000 - 0x2006 FFFF	Reserved
SRAM	AHB	0x2003 0000 - 0x2005 FFFF	Reserved
		0x2002 0000 - 0x2002 FFFF	Reserved
		0x2000 0000 - 0x2001 FFFF	SRAM
Code	AHB	0x1FFF F810 - 0x1FFF FFFF	Reserved




GD32E507xx Datasheet

Pre-defined Bus		Address	Peripherals
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF B000 - 0x1FFF F7FF	Boot loader
		0x1FFF 7800 - 0x1FFF AFFF	Reserved
		0x1FFF 7000 - 0x1FFF 77FF	OTP
		0x1FFF 0000 - 0x1FFF 6FFF	Reserved
		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved
		0x0830 0000 - 0x083B FFFF	Reserved
		0x0808 0000 - 0x082F FFFF	Reserved
		0x0800 0000 - 0x0807 FFFF	Main Flash
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Reserved
		0x0008 0000 - 0x000F FFFF	Reserved
		0x0002 0000 - 0x0007 FFFF	Aliased to Main Flash
		0x0000 0000 - 0x0001 FFFF	or Boot loader



2.5. Clock tree

Figure 2-5. GD32E507xx clock tree



Note:

The TIMERs are clocked by the clock divided from CK_APB2 and CK_APB1. The frequency of TIMERs clock is equal to CK_APBx(APB prescaler is 1), twice the CK_APBx(APB prescaler is not 1).

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillator IRC40K: Internal 40K RC oscillator



IRC48M: Internal 48M RC oscillator



2.6. Pin definitions

2.6.1. GD32E507Zx LQFP144 pin definitions

Table 2-3. GD32E507Zx LQFP144 pin definitions

i able 2-3. G	able 2-3. GD32E507Zx LQFP144 pin definitions			
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PF2 1 I/O 5\/T		5VT	Default: PE2 Alternate2: TRACECK, EXMC_A23	
PE3	2	I/O	5VT	Default: PE3 Alternate2: TRACED0, EXMC_A19
PE4 3		I/O	5VT	Default: PE4 Alternate2:TRACED1, EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate2:TRACED2, EXMC_A21 Remap: TIMER8_CH0 ⁽⁴⁾
PE6	5	I/O	5VT	Default: PE6 Alternate2:TRACED3, EXMC_A22, WKUP2 Remap: TIMER8_CH1 ⁽⁴⁾
V _{BAT}	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate2: TAMPER-RTC, WKUP1
PC14- OSC32IN	8	I/O		Default: PC14 Alternate2: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate2: OSC32OUT
PF0	10	I/O	5VT	Default: PF0 Alternate2: EXMC_A0, SQPI_D0 Remap: CTC_SYNC
PF1	11	I/O	5VT	Default: PF1 Alternate2: EXMC_A1
PF2	12	I/O	5VT	Default: PF2 Alternate2: EXMC_A2, SQPI_D2
PF3	13	I/O	5VT	Default: PF3 Alternate2: EXMC_A3
PF4	14	I/O	5VT	Default: PF4 Alternate2: EXMC_A4, SQPI_D1
PF5	15	I/O	5VT	Default: PF5 Alternate2: EXMC_A5
V _{SS_5}	16	Р		Default: Vss_5
V _{DD_5}	17	Р		Default: V _{DD_5}



				ODOZEOU AK Dalasiici
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Default: PF6
PF6	18	I/O		Alternate2: EXMC_NIORD, SQPI_CSN
				Remap: TIMER9_CH0 ⁽⁴⁾
				Default: PF7
PF7	19	I/O		Alternate2: EXMC_NREG
				Remap: TIMER10_CH0 ⁽⁴⁾
				Default: PF8
PF8	20	I/O		Alternate2: EXMC_NIOWR, WKUP7, SQPI_CLK
				Remap: TIMER12_CH0 ⁽⁴⁾
DEO	04	1/0		Default: PF9
PF9	21	I/O		Alternate2: EXMC_CD Remap: TIMER13_CH0 ⁽⁴⁾
				Default: PF10
PF10	22	I/O		Alternate2: EXMC_INTR, SQPI_D3
				Default: OSCIN
OSCIN	23	I		Remap: PD0
				Default: OSCOUT
OSCOUT	24	0		Remap: PD1
NRST	25	I/O		Default: NRST
				Default: PC0
PC0	26	I/O		Alternate1: USBHS_ULPI_STP
				Alternate2: ADC01_IN10
DC1	27	1/0		Default: PC1
PC1	27	I/O		Alternate2: ADC01_IN11, ETH_MII_MDC, ETH_RMII_MDC
				Default: PC2
PC2	28	I/O		Alternate1: USBHS_ULPI_DIR, I2S1_ADD_SD
				Alternate2: ADC01_IN12, ETH_MII_TXD2
				Default: PC3
PC3	29	I/O		Alternate1: USBHS_ULPI_NXT
.,,				Alternate2: ADC01_IN13, ETH_MII_TX_CLK
Vssa	30	P		Default: Vssa
V _{REF} -	31	Р		Default: V _{REF} -
V _{REF+}	32	P _		Default: V _{REF+}
VDDA	33	Р		Default: V _{DDA}
			Default: PA0	
PA0-WKUP0	34	I/O		Alternate2: WKUP0, USART1_CTS, ADC01_IN0,
				TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, ETH_MII_CRS
				Default: PA1
PA1	35	I/O		Alternate2: USART1_RTS, ADC01_IN1, TIMER4_CH1,
	33	"		TIMER1_CH1, ETH_MII_RX_CLK, ETH_RMII_REF_CLK
PA2	36	I/O		Default: PA2
L	-		l	



				ODOZEOU AA Datasrict
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate1: CMP1 OUT
				Alternate2: USART1_TX, TIMER4_CH2, ADC01_IN2,
				TIMER8_CH0 ⁽⁴⁾ , TIMER1_CH2, ETH_MII_MDIO,
				ETH_RMII_MDIO, SPI0_IO2, WKUP3, CMP1_IM6
				Default: PA3
PA3	37	I/O		Alternate1: USBHS_ULPI_D0
				Alternate2: USART1_RX, TIMER4_CH3, ADC01_IN3,
				TIMER1_CH3, TIMER8_CH1 ⁽⁴⁾ , ETH_MII_COL, SPI0_IO3
V _{SS_4}	38	Р		Default: V _{SS_4}
V _{DD_4}	39	Р		Default: V _{DD_4}
				Default: PA4
PA4	40	I/O		Alternate2: SPI0_NSS, USART1_CK, DAC_OUT0,
FA4	40	1/0		ADC01_IN4, CMP1_IM4, CMP3_IM4, CMP5_IM4
				Remap: SPI2_NSS, I2S2_WS
				Default: PA5
				Alternate1: USBHS_ULPI_CK
PA5	41	I/O		Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1,
				CMP1_IM5, CMP3_IM5, CMP5_IM5
				Default: PA6
			I/O	Alternate2: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6,
PA6	42	I/O		TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾
				Remap: TIMER0_BRKIN
				Default: PA7
				Alternate2: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7,
PA7	43	I/O		TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾ , ETH_MII_RX_DV,
		., 0		ETH_RMII_CRS_DV, CMP1_IP
				Remap: TIMER0_CH0_ON
				Default: PC4
PC4	44	I/O		Alternate2: ADC01_IN14, ETH_MII_RXD0,
	''	.,,		ETH_RMII_RXD0
				Default: PC5
PC5	45	I/O		Alternate2: ADC01_IN15, ETH_MII_RXD1,
1 03	75	1,0		ETH_RMII_RXD1, WKUP4
				Default: PB0
				Alternate1: USBHS_ULPI_D1
PRO	PB0 46 I/O	1/0		Alternate2: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON,
1 00		"		ETH_MII_RXD2, CMP3_IP
				Remap: TIMER0_CH1_ON
				Default: PB1
				Alternate1: CMP3_OUT, USBHS_ULPI_D2,
PB1	17	1/0		SHRTIMER_SCOUT
101	4/	47 I/O		Alternate2: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON,
				ETH_MII_RXD3



Pin Name					GD32L307 XX Datastie
Default: PB2, BOOT1	Pin Name	Pins			Functions description ⁽³⁾
PB2					Remap: TIMER0_CH2_ON
PF11	PB2	48	I/O	5VT	Alternate1: USBHS_ULPI_D4, SHRTIMER_SCIN
PF12 50	PF11	49	I/O	5VT	
PF13 53 I/O 5VT Default: Voo. 6	PF12	50	I/O	5VT	
PF13 53 I/O 5VT Default: PF13 Alternate2: EXMC_A7 PF14 54 I/O 5VT Default: PF14 Alternate2: EXMC_A8 PF15 55 I/O 5VT Default: PF15 Alternate2: EXMC_A9 PG0 56 I/O 5VT Alternate2: EXMC_A10 PG1 57 I/O 5VT Alternate2: EXMC_A10 PF17 58 I/O 5VT Alternate2: EXMC_A11 PF18 59 I/O 5VT Alternate2: EXMC_D4 Remap: TIMERO_ETI PE8 59 I/O 5VT Alternate2: EXMC_D5 Remap: TIMERO_CH0_ON PF19 60 I/O 5VT Alternate2: EXMC_D6 Remap: TIMERO_CH0_ON PF10 63 I/O 5VT Alternate2: EXMC_D6 Remap: TIMERO_CH0 PF10 63 I/O 5VT Alternate2: EXMC_D7 Remap: TIMERO_CH1 PF11 64 I/O 5VT Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMERO_CH1_ON Default: PE10 Alternate2: EXMC_D7 Remap: TIMERO_CH1_ON Default: PE10 Alternate2: EXMC_D7 Remap: TIMERO_CH1_ON Default: PE11 Alternate1: CMP5_OUT Alternate1: CMP5_OUT Alternate1: CMP5_OUT Alternate1: CMP5_OUT Alternate1: CMP5_OUT Alternate1: CMP5_OUT Alternate1: CMP5_OUT Altern	Vss_6	51	Р		Default: V _{SS_6}
PF13 53 I/O 5VT Alternate2: EXMC_A7 PF14 54 I/O 5VT Default: PF14 Alternate2: EXMC_A8 PF15 55 I/O 5VT Default: PF15 Alternate2: EXMC_A9 PG0 56 I/O 5VT Default: PG0 Alternate2: EXMC_A10 PG1 57 I/O 5VT Default: PG1 Alternate2: EXMC_A11 PE7 58 I/O 5VT Alternate2: EXMC_D4 Remap: TIMER0_ETI PE8 59 I/O 5VT Alternate1: CMP1_OUT Alternate2: EXMC_D5 Remap: TIMER0_CH0_ON PE9 60 I/O 5VT Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 Vss.7 61 P Default: Vss.7 VbD.7 62 P Default: VbD.7 Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Alternate1: CMP5_OUT Alternate1: CMP5_OUT	V _{DD_6}	52	Р		Default: V _{DD_6}
PF14 54 I/O 5VT Alternate2: EXMC_A8 PF15 55 I/O 5VT Default: PF15 Alternate2: EXMC_A9 PG0 56 I/O 5VT Default: PG0 Alternate2: EXMC_A10 PG1 57 I/O 5VT Default: PG1 Alternate2: EXMC_A11 Default: PE7 Alternate2: EXMC_D4 Remap: TIMER0_ETI Default: PE8 Alternate1: CMP1_OUT Alternate2: EXMC_D5 Remap: TIMER0_CH0_DN PE8 59 I/O 5VT Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 PE9 60 I/O 5VT Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 Vss_7 61 P Default: Vss_7 VDD_7 62 P Default: VDD_7 Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Default: PE11 Alternate1: CMP5_OUT Alternate1: CMP5_OUT		53	I/O	5VT	
PF15 55 I/O 5VT Alternate2: EXMC_A9 PG0 56 I/O 5VT Default: PG0 Alternate2: EXMC_A10 PG1 57 I/O 5VT Default: PG1 Alternate2: EXMC_A11 PE7 58 I/O 5VT Alternate2: EXMC_D4 Remap: TIMER0_ETI PE8 59 I/O 5VT Alternate1: CMP1_OUT Alternate2: EXMC_D5 Remap: TIMER0_CH0_ON PE9 60 I/O 5VT Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 Vss.7 61 P Default: Vss.7 VbD.7 62 P Default: VDD.7 PE10 63 I/O 5VT Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON PE11 64 I/O 5VT Alternate1: CMP5_OUT	PF14	54	I/O	5VT	
PG0 56 I/O 5VT Alternate2: EXMC_A10 PG1 57 I/O 5VT Default: PG1 Alternate2: EXMC_A11 PE7 58 I/O 5VT Alternate2: EXMC_D4 Remap: TIMER0_ETI PE8 59 I/O 5VT Alternate1: CMP1_OUT Alternate2: EXMC_D5 Remap: TIMER0_CH0_ON PE9 60 I/O 5VT Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 Vss_7 61 P Default: Vss_7 VDD_7 62 P Default: VDD_7 Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Default: PE11 Alternate1: CMP5_OUT Alternate1: CMP5_OUT	PF15	55	I/O	5VT	Default: PF15
PG1 57 I/O 5VT Alternate2: EXMC_A11 PE7 58 I/O 5VT Alternate2: EXMC_D4 Remap: TIMER0_ETI PE8 59 I/O 5VT Default: PE8 Alternate1: CMP1_OUT Alternate2: EXMC_D5 Remap: TIMER0_CH0_ON PE9 60 I/O 5VT Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 Vss_7 61 P Default: Vss_7 VDD_7 62 P Default: VDD_7 Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Default: PE11 Alternate1: CMP5_OUT Alternate1: PE11 Alternate1: CMP5_OUT	PG0	56	I/O	5VT	
Default: PE7	PG1	57	I/O	5VT	Default: PG1
PE8 59 I/O 5VT Alternate1: CMP1_OUT Alternate2: EXMC_D5 Remap: TIMER0_CH0_ON PE9 60 I/O 5VT Default: PE9 Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 Vss_7 61 P Default: Vss_7 Default: Vsb_7 VDD_7 62 P Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON PE10 63 I/O 5VT Default: PE11 Alternate1: CMP5_OUT Alternate1: CMP5_OUT Alternate1: CMP5_OUT	PE7	58	I/O	5VT	Alternate2: EXMC_D4
PE9 60 I/O 5VT Alternate1: CMP3_OUT Alternate2: EXMC_D6 Remap: TIMER0_CH0 Vss_7 61 P Default: Vss_7 Vpd_7 62 P Default: Vpd_7 Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Default: PE11 Alternate1: CMP5_OUT Alternate1: CMP5_OUT Alternate1: CMP5_OUT	PE8	59	I/O	5VT	Alternate1: CMP1_OUT Alternate2: EXMC_D5
V _{DD_7} 62 P Default: V _{DD_7} PE10 63 I/O 5VT Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Default: PE11 Alternate1: CMP5_OUT	PE9	60	I/O	5VT	Alternate1: CMP3_OUT Alternate2: EXMC_D6
PE10 63 I/O 5VT Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Default: PE11 Alternate1: CMP5_OUT Alternate1: CMP5_OUT	Vss_7	61	Р		Default: Vss_7
PE10 63 I/O 5VT Default: PE10 Alternate1: CMP5_OUT Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON Default: PE11 Default: PE11 Alternate1: CMP5_OUT	V _{DD_7}	62	Р		Default: V _{DD_7}
PF11 64 I/O 5VT Alternate1: CMP5_OUT		63	I/O	5VT	Alternate1: CMP5_OUT Alternate2: EXMC_D7
Alternate2: EXMC_D8 Remap: TIMER0_CH1	PE11	64	I/O	5VT	Alternate1: CMP5_OUT Alternate2: EXMC_D8
PE12 65 I/O 5VT Default: PE12	PE12	65	I/O	5VT	Default: PE12



				GD32L307 XX DataSHE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate1: CMP3_OUT
				Alternate2: EXMC_D9
				Remap: TIMER0_CH2_ON
				Default: PE13
5546		.,,	5) / T	Alternate1: CMP1_OUT
PE13	66	I/O	5VT	Alternate2: EXMC_D10
				Remap: TIMER0_CH2
				Default: PE14
PE14	67	I/O	5VT	Alternate2: EXMC_D11
				Remap: TIMER0_CH3
				Default: PE15
PE15	68	I/O	5VT	Alternate2: EXMC_D12
				Remap: TIMER0_BRKIN
				Default: PB10
				Alternate1: CAN2_RX, USBHS_ULPI_D3,
PB10	69	I/O	5VT	SHRTIMER_FLT2
			011	Alternate2: I2C1_SCL, USART2_TX, ETH_MII_RX_ER
				Remap: TIMER1_CH2
				Default: PB11
				Alternate1: CAN2_TX, USBHS_ULPI_D4,
				SHRTIMER_FLT3
PB11	70	I/O	5VT	Alternate2: I2C1_SDA, USART2_RX, ETH_MII_TX_EN,
				ETH_RMII_TX_EN, CMP5_IP
				Remap: TIMER1_CH3
Vss_1	71	Р		Default: Vss 1
V _{DD_1}	72	Р		Default: V _{DD 1}
1 00_1		-		Default: PB12
				Alternate1: USBHS_ULPI_D5, SHRTIMER_ST2CH0
PB12	73	I/O	5VT	Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA,
1 512	"	.,,	011	USART2_CK, TIMER0_BRKIN, CAN1_RX,
				ETH_MII_TXD0, ETH_RMII_TXD0
				Default: PB13
				Alternate1: USBHS_ULPI_D6, SHRTIMER_ST2CH1
PB13	74	I/O	5VT	Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,
. 5.0	' '	.,,		TIMERO_CHO_ON, CAN1_TX, ETH_MII_TXD1,
				ETH_RMII_TXD1, I2C1_TXFRAME
				Default: PB14
				Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD
PB14	75	75 I/O	5VT	Alternate2: SPI1_MISO, USART2_RTS,
				TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾
				Default: PB15
PB15	76	I/O	5VT	Alternate1: SHRTIMER_ST3CH1
1 513	'0	","	3 7 1	Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
			p mornatoz. Of TI_IVIOOI, TIIVIETTO_OFIZ_ON, IZOT_OD,	



				GD32E507xxDatashee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				TIMER11_CH1 ⁽⁴⁾ , WKUP6, CMP5_IM7
PD8	77	I/O	5VT	Default: PD8 Alternate2: EXMC_D13 Remap: USART2_TX, ETH_MII_RX_DV, ETH_RMII_CRS_DV
PD9	78	I/O	5VT	Default: PD9 Alternate2: EXMC_D14 Remap: USART2_RX, ETH_MII_RXD0, ETH_RMII_RXD0
PD10	79	I/O	5VT	Default: PD10 Alternate2: EXMC_D15 Remap: USART2_CK, ETH_MII_RXD1, ETH_RMII_RXD1
PD11	80	I/O	5VT	Default: PD11 Alternate2: EXMC_A16 Remap: USART2_CTS, ETH_MII_RXD2
PD12	81	I/O	5VT	Default: PD12 Alternate2: EXMC_A17 Remap: TIMER3_CH0, USART2_RTS, ETH_MII_RXD3
PD13	82	I/O	5VT	Default: PD13 Alternate2: EXMC_A18 Remap: TIMER3_CH1
V _{SS_8}	83	Р		Default: Vss_8
V_{DD_8}	84	Р		Default: V _{DD_8}
PD14	85	I/O	5VT	Default: PD14 Alternate2: EXMC_D0 Remap: TIMER3_CH2
PD15	86	I/O	5VT	Default: PD15 Alternate2: EXMC_D1 Remap: TIMER3_CH3, CTC_SYNC
PG2	87	I/O	5VT	Default: PG2 Alternate2: EXMC_A12
PG3	88	I/O	5VT	Default: PG3 Alternate2: EXMC_A13
PG4	89	I/O	5VT	Default: PG4 Alternate2: EXMC_A14, SQPI_CSN
PG5	90	I/O	5VT	Default: PG5 Alternate2: EXMC_A15
PG6	91	I/O	5VT	Default: PG6 Alternate1: SHRTIMER_ST4CH0 Alternate2: EXMC_INT1, SQPI_D1
PG7	92	I/O	5VT	Default: PG7 Alternate1: SHRTIMER_ST4CH1, USART5_CK Alternate2: EXMC_INT2
PG8	93	I/O	5VT	Default: PG8



				ODOZEGOT XX Datasrict
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate2: SQPI_D2
V _{SS_9}	94	Р		Default: V _{SS 9}
V _{DD_9}	95	Р		Default: V _{DD} 9
V DD_3	- 00	·		Default: PC6
PC6	96	I/O	5VT	Alternate1: SHRTIMER_EXEV9, CMP5_OUT, USART5_TX Alternate2: I2S1_MCK, TIMER7_CH0 Remap: TIMER2_CH0
PC7	97	I/O	5VT	Default: PC7 Alternate1: SHRTIMER_FLT4, USART5_RX Alternate2: I2S2_MCK, TIMER7_CH1 Remap: TIMER2_CH1
PC8	98	I/O	5VT	Default: PC8 Alternate1: SHRTIMER_ST4CH0, USART5_CK Alternate2: TIMER7_CH2 Remap: TIMER2_CH2
PC9	99	I/O	5VT	Default: PC9 Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3 Remap: TIMER2_CH3
PA8	100	I/O	5VT	Default: PA8 Alternate1: SHRTIMER_ST0CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT, USBHS_SOF, CTC_SYNC
PA9	101	I/O	5VT	Default: PA9 Alternate1: CAN2_RX, SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1, USBHS_VBUS
PA10	102	I/O	5VT	Default: PA10 Alternate1: CAN2_TX, CMP5_OUT, SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2, USBHS_ID
PA11	103	I/O	5VT	Default: PA11 Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, TIMER0_CH3, USBHS_DM
PA12	104	I/O	5VT	Default: PA12 Alternate1: CMP1_OUT, SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, TIMER0_ETI, USBHS_DP
PA13	105	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	106			-
V _{SS_2}	107	Р		Default: V _{SS 2}
V _{33_2}	108	P		Default: V _{DD_2}
V ∪U_Z	100	<u> </u>	l	D 0100111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1



Pin Name					GD3ZE307XX Datasnet
PA14	Pin Name	Pins			Functions description ⁽³⁾
PA15	PA14	109	I/O	5VT	
PC10	PA15	110	I/O	5VT	Alternate1: SHRTIMER_FLT1 Alternate2: SPI2_NSS, I2S2_WS
PC11	PC10	111	I/O	5VT	Alternate1: I2C2_SCL Alternate2: UART3_TX
PC12	PC11	112	I/O	5VT	Alternate1: SHRTIMER_EXEV1, I2S2_ADD_SD Alternate2: UART3_RX
PD0	PC12	113	I/O	5VT	Default: PC12 Alternate1: SHRTIMER_EXEV0 Alternate2: UART4_TX
PD1	PD0	114	I/O	5VT	Alternate2: EXMC_D2
PD2 116 I/O 5VT Alternate2: TIMER2_ETI, UART4_RX PD3 117 I/O 5VT Alternate2: EXMC_CLK Remap: USART1_CTS PD4 118 I/O 5VT Default: PD4 Alternate1: SHRTIMER_FLT2 Alternate2: EXMC_NOE Remap: USART1_RTS PD5 119 I/O 5VT Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE Remap: USART1_TX Vss_10 120 Default: Vss_10 VDD_10 121 Default: VDD_10 PD6 122 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX	PD1	115	I/O	5VT	Alternate2: EXMC_D3
PD3 117 I/O 5VT Alternate2: EXMC_CLK Remap: USART1_CTS PD4 118 I/O 5VT Default: PD4 Alternate1: SHRTIMER_FLT2 Alternate2: EXMC_NOE Remap: USART1_RTS PD5 119 I/O 5VT Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE Remap: USART1_TX Vss_10 120 Default: Vss_10 Vpd_10 121 Default: Vbd_10 PD6 122 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX	PD2	116	I/O	5VT	
PD4 118 I/O 5VT Alternate1: SHRTIMER_FLT2 Alternate2: EXMC_NOE Remap: USART1_RTS PD5 119 I/O 5VT Default: PD5 Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE Remap: USART1_TX Vss_10 120 Default: Vss_10 VDD_10 121 Default: VDD_10 PD6 122 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX	PD3	117	I/O	5VT	Alternate2: EXMC_CLK
PD5 119 I/O 5VT Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE Remap: USART1_TX Vss_10 120 Default: Vss_10 VDD_10 121 Default: VDD_10 PD6 122 I/O 5VT Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE Default: Vss_10 Default: VDD_10 Default: PD6 Alternate2: EXMC_NWAIT Remap: USART1_RX	PD4	118	I/O	5VT	Alternate1: SHRTIMER_FLT2 Alternate2: EXMC_NOE
VDD_10 121 Default: VDD_10 PD6 122 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX	PD5	119	I/O	5VT	Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE
VDD_10 121 Default: VDD_10 PD6 122 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX	Vss 10	120			Default: V _{SS_10}
PD6 122 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX					
<u> </u>			I/O	5VT	Default: PD6 Alternate2: EXMC_NWAIT
	PD7	123	I/O	5VT	Default: PD7



				GD3ZE3U/XX Datasnet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate2: EXMC_NE0, EXMC_NCE1
				Remap: USART1_CK
				Default: PG9
PG9	124	I/O	5VT	Alternate1: USART5_RX
				Alternate2: EXMC_NE1, EXMC_NCE2
				Default: PG10
PG10	125	I/O	5VT	Alternate1: SHRTIMER_FLT4
				Alternate2: EXMC_NCE3_0, EXMC_NE2
				Default: PG11
PG11	126	I/O	5VT	Alternate1: SHRTIMER_EXEV3
				Alternate2: EXMC_NCE3_1
				Default: PG12
PG12	127	I/O	5VT	Alternate1: SHRTIMER_EXEV4
				Alternate2: EXMC_NE3
				Default: PG13
PG13	128	I/O	5VT	Alternate1: SHRTIMER_EXEV9
				Alternate2: EXMC_A24
5011			_,	Default: PG14
PG14	129	I/O	5VT	Alternate1: USART5_TX
.,,	400	_		Alternate2: EXMC_A25
Vss_11	130	P		Default: Vss_11
V _{DD_11}	131	Р		Default: V _{DD_11}
PG15	132	I/O	5VT	Default: PG15
				Default: JTDO
PB3	133	I/O	5VT	Alternate1: SHRTIMER_SCOUT, SHRTIMER_EXEV8
			JVI	Alternate2: SPI2_SCK, I2S2_CK
				Remap: TIMER1_CH1, PB3, TRACESWO, SPI0_SCK
				Default: NJTRST
55.4	404		=> /T	Alternate1: SHRTIMER_EXEV6, I2C2_SDA,
PB4	134	I/O	5VT	I2S2_ADD_SD
				Alternate2: SPI2_MISO, I2C0_TXFRAME
				Remap: TIMER2_CH0, PB4, SPI0_MISO Default: PB5
	PB5 135 I/O			Alternate1: USBHS_ULPI_D7, SHRTIMER_EXEV5, I2C2_SCL
PB5		I/O		Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD,
				ETH_MII_PPS_OUT, ETH_RMII_PPS_OUT, WKUP5
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
				Alternate1: SHRTIMER_SCIN, SHRTIMER_EXEV3
PB6	136	I/O	5VT	Alternate2: I2C0 SCL, TIMER3 CH0
				Remap: USART0_TX, CAN1_TX, SPI0_IO2
PB7	137	I/O	5VT	Default: PB7
FD/	13/	1/0	SVI	Delault. F DI



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate1: SHRTIMER_EXEV2
				Alternate2: I2C0_SDA , TIMER3_CH1, EXMC_NADV
				Remap: USART0_RX, SPI0_IO3
воото	138	I		Default: BOOT0
				Default: PB8
				Alternate1: SHRTIMER_EXEV7, I2C2_SDA
PB8	139	I/O	5VT	Alternate2: TIMER3_CH2, TIMER9_CH0 ⁽⁴⁾ ,
				ETH_MII_TXD3
				Remap: I2C0_SCL, CAN0_RX
				Default: PB9
PB9	140	I/O	5VT	Alternate1: CMP1_OUT, SHRTIMER_EXEV4
1 53	140	","	3 7 1	Alternate2: TIMER3_CH3, TIMER10_CH0 ⁽⁴⁾
				Remap: I2C0_SDA, CAN0_TX
				Default: PE0
PE0	141	I/O	5VT	Alternate1: CAN2_RX, SHRTIMER_SCIN
				Alternate2: TIMER3_ETI, EXMC_NBL0
				Default: PE1
PE1	142	I/O	5VT	Alternate1: CAN2_TX, SHRTIMER_SCOUT
				Alternate2: EXMC_NBL1
Vss_3	143	Р		Default: Vss_3
V_{DD_3}	144	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Alternate1: The specified function can be mapped to the specific pin by configuring AFIO_PCFA ~ AFIO_PCFG registers.
 - Alternate2: These functions can be enabled with correct GPIO and function module mode configurations.
 - Remap: A group of the specified module functions can be mapped to the specified pins by configuring AFIO_PCF0 ~ AFIO_PCF1 registers.
- (4) Functions are available in GD32E507ZE devices.



2.6.2. GD32E507Vx LQFP100 pin definitions

Table 2-4. GD32E507Vx LQFP100 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PE2	1	I/O	5VT	Default: PE2 Alternate2: TRACECK, EXMC_A23
PE3	2	I/O	5VT	Default: PE3 Alternate2: TRACED0, EXMC_A19
PE4	3	I/O	5VT	Default: PE4 Alternate2:TRACED1, EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate2:TRACED2, EXMC_A21 Remap: TIMER8_CH0 ⁽⁴⁾
PE6	5	I/O	5VT	Default: PE6 Alternate2:TRACED3, EXMC_A22, WKUP2 Remap: TIMER8_CH1 ⁽⁴⁾
V _{BAT}	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate2: TAMPER-RTC, WKUP1
PC14- OSC32IN	8	I/O		Default: PC14 Alternate2: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate2: OSC32OUT
V _{SS_5}	10	Р		Default: Vss_5
V _{DD_5}	11	Р		Default: V _{DD_5}
OSCIN	12	I		Default: OSCIN Remap: PD0
OSCOUT	13	0		Default: OSCOUT Remap: PD1
NRST	14	I/O		Default: NRST
PC0	15	I/O		Default: PC0 Alternate1: USBHS_ULPI_STP Alternate2: ADC01_IN10
PC1	16	I/O		Default: PC1 Alternate2: ADC01_IN11, ETH_MII_MDC, ETH_RMII_MDC
PC2	17	I/O		Default: PC2 Alternate1: USBHS_ULPI_DIR, I2S1_ADD_SD Alternate2: ADC01_IN12, ETH_MII_TXD2
PC3	18	I/O		Default: PC3 Alternate1: USBHS_ULPI_NXT



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate2: ADC01_IN13, ETH_MII_TX_CLK
V _{SSA}	19	Р		Default: V _{SSA}
V _{REF} -	20	Р		Default: V _{REF} -
V _{REF+}	21	Р		Default: V _{REF+}
V_{DDA}	22	Р		Default: V _{DDA}
PA0-WKUP0	23	I/O		Default: PA0 Alternate2: WKUP0, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI ⁽⁴⁾ , ETH_MII_CRS
PA1	24	I/O		Default: PA1 Alternate2: USART1_RTS, ADC01_IN1, TIMER4_CH1, TIMER1_CH1, ETH_MII_RX_CLK, ETH_RMII_REF_CLK
PA2	25	I/O		Default: PA2 Alternate1: CMP1_OUT Alternate2: USART1_TX, TIMER4_CH2, ADC01_IN2, TIMER8_CH0 ⁽⁴⁾ , TIMER1_CH2, ETH_MII_MDIO, ETH_RMII_MDIO, SPI0_IO2, WKUP3, CMP1_IM6
PA3	26	I/O		Default: PA3 Alternate1: USBHS_ULPI_D0 Alternate2: USART1_RX, TIMER4_CH3, ADC01_IN3, TIMER1_CH3, TIMER8_CH1 ⁽⁴⁾ , ETH_MII_COL, SPI0_IO3
V _{SS_4}	27	Р		Default: V _{SS_4}
V _{DD_4}	28	Р		Default: V _{DD_4}
PA4	29	I/O		Default: PA4 Alternate2: SPI0_NSS, USART1_CK, DAC_OUT0, ADC01_IN4, CMP1_IM4, CMP3_IM4, CMP5_IM4 Remap: SPI2_NSS, I2S2_WS
PA5	30	I/O		Default: PA5 Alternate1: USBHS_ULPI_CK Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1, CMP1_IM5, CMP3_IM5, CMP5_IM5
PA6	31	I/O		Default: PA6 Alternate2: SPI0_MISO, TIMER7_BRKIN ⁽⁴⁾ , ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾ Remap: TIMER0_BRKIN
PA7	32	I/O		Default: PA7 Alternate2: SPI0_MOSI, TIMER7_CH0_ON ⁽⁴⁾ , ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾ , ETH_MII_RX_DV, ETH_RMII_CRS_DV, CMP1_IP Remap: TIMER0_CH0_ON
PC4	33	I/O		Default: PC4



				ODOZEOU AK Datasin
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate2: ADC01_IN14, ETH_MII_RXD0,
				ETH_RMII_RXD0
PC5	34	I/O		Default: PC5 Alternate2: ADC01_IN15, ETH_MII_RXD1, ETH_RMII_RXD1, WKUP4
				Default: PB0 Alternate1: USBHS_ULPI_D1
PB0	35	I/O		Alternate2: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON ⁽⁴⁾ , ETH_MII_RXD2, CMP3_IP
				Remap: TIMER0_CH1_ON
				Default: PB1
				Alternate1: CMP3_OUT, USBHS_ULPI_D2,
PB1	36	I/O		SHRTIMER_SCOUT
				Alternate2: ADC01_IN9, TIMER2_CH3,
				TIMER7_CH2_ON ⁽⁴⁾ , ETH_MII_RXD3
				Remap: TIMER0_CH2_ON
				Default: PB2, BOOT1
PB2	37	I/O	5VT	Alternate1: USBHS_ULPI_D4, SHRTIMER_SCIN
				Alternate2: CMP3_IM7
555			-> <i>(</i>	Default: PE7
PE7	38	I/O	5VT	Alternate2: EXMC_D4
				Remap: TIMER0_ETI
				Default: PE8 Alternate1: CMP1_OUT
PE8	39	I/O	5VT	Alternate2: EXMC D5
				Remap: TIMER0_CH0_ON
				Default: PE9
			5VT	Alternate1: CMP3_OUT
PE9	40	I/O		Alternate2: EXMC_D6
				Remap: TIMER0_CH0
				Default: PE10
5540			-> <i>(</i>	Alternate1: CMP5_OUT
PE10	41	I/O	5VT	Alternate2: EXMC_D7
				Remap: TIMER0_CH1_ON
				Default: PE11
PE11	42	42 I/O	5\/T	Alternate1: CMP5_OUT
FEII	44		5VT	Alternate2: EXMC_D8
				Remap: TIMER0_CH1
				Default: PE12
PE12	43	I/O	5VT	Alternate1: CMP3_OUT
	.	,,,	571	Alternate2: EXMC_D9
				Remap: TIMER0_CH2_ON
PE13	44	I/O	5VT	Default: PE13



Pin Name						GD3ZL307 XX DataSH
Alternate2: EXMC_D10 Remap: TIMER0_CH2	1	Pin Name	Pins			Functions description ⁽³⁾
Remap: TIMER0_CH2 Default: PE14						Alternate1: CMP1_OUT
Default: PE14						Alternate2: EXMC_D10
PE14						Remap: TIMER0_CH2
Remap: TIMERO_CH3		PE14				Default: PE14
PE15			45	I/O	5VT	Alternate2: EXMC_D11
PE15						Remap: TIMER0_CH3
Remap: TIMERO_BRKIN		PE15				Default: PE15
Default: PB10			46	46 I/O 5VT Alternate2: EXMC_D12	5VT	Alternate2: EXMC_D12
PB10					Remap: TIMER0_BRKIN	
PB10						Default: PB10
Alternate2: I2C1_SCL, USART2_TX, ETH_MII_RX_ER Remap: TIMER1_CH2					5VT	Alternate1: CAN2_RX, USBHS_ULPI_D3,
Remap: TIMER1_CH2		PB10	47	I/O		SHRTIMER_FLT2
Default: PB11						Alternate2: I2C1_SCL, USART2_TX, ETH_MII_RX_ER
PB11						Remap: TIMER1_CH2
PB11						Default: PB11
PB11						Alternate1: CAN2_TX, USBHS_ULPI_D4,
Alternate2: I2C1_SDA, USART2_RX, ETH_MII_TX_EN, ETH_RMII_TX_EN, CMP5_IP Remap: TIMER1_CH3 Vss_1						
ETH_RMII_TX_EN, CMP5_IP Remap: TIMER1_CH3		PB11	48	I/O	5VT	Alternate2: I2C1_SDA, USART2_RX, ETH_MII_TX_EN,
Remap: TIMER1_CH3						
PB12 50 P Default: VDD_1						
PB12 50 P Default: VDD_1		V _{SS_1}	49	Р		Default: V _{SS_1}
PB12 51			50	Р		Default: V _{DD_1}
PB12						Default: PB12
USART2_CK, TIMER0_BRKIN, CAN1_RX, ETH_MII_TXD0, ETH_RMII_TXD0 Default: PB13			51	I/O	5VT	Alternate1: USBHS_ULPI_D5, SHRTIMER_ST2CH0
ETH_MII_TXD0, ETH_RMII_TXD0		PB12				Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA,
Default: PB13						USART2_CK, TIMER0_BRKIN, CAN1_RX,
PB13 52 I/O 5VT Alternate1: USBHS_ULPI_D6, SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS, TIMER0_CH0_ON, CAN1_TX, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME Default: PB14 Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0(4) Default: PB15 Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1(4), WKUP6, CMP5_IM7 Default: PD8 Default: PD8 Alternate2: EXMC_D13 PD8 55 I/O 5VT Alternate2: EXMC_D13						ETH_MII_TXD0, ETH_RMII_TXD0
PB13 52 I/O 5VT Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS, TIMER0_CH0_ON, CAN1_TX, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME PB14 53 I/O 5VT Default: PB14 Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0(4) PB15 54 I/O 5VT Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1(4), WKUP6, CMP5_IM7 PD8 55 I/O 5VT Alternate2: EXMC_D13						Default: PB13
PB14 53 I/O 5VT TIMERO_CHO_ON, CAN1_TX, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME Default: PB14 Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS, TIMERO_CH1_ON, TIMER11_CH0 ⁽⁴⁾ Default: PB15 Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMERO_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽⁴⁾ , WKUP6, CMP5_IM7 Default: PD8 PD8 55 I/O 5VT Alternate2: EXMC_D13 Alternate2: EXMC_D13			52	I/O	5VT	Alternate1: USBHS_ULPI_D6, SHRTIMER_ST2CH1
PB14 53 I/O 5VT Default: PB14 Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾ Default: PB15 Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽⁴⁾ , WKUP6, CMP5_IM7 Default: PD8 Default: PD8 Alternate2: EXMC_D13 Default: PD8 Default: PD8		PB13				Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,
Default: PB14						TIMER0_CH0_ON, CAN1_TX, ETH_MII_TXD1,
PB14 53 I/O 5VT Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS,						ETH_RMII_TXD1, I2C1_TXFRAME
PB14 53 I/O 5VT Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾ PB15 54 I/O 5VT Default: PB15 Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽⁴⁾ , WKUP6, CMP5_IM7 PD8 55 I/O 5VT Alternate2: EXMC_D13			53	I/O	5VT	Default: PB14
Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾		DD4.4				Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD
PB15		PB14				Alternate2: SPI1_MISO, USART2_RTS,
PB15						TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾
PB15				I/O		Default: PB15
Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽⁴⁾ , WKUP6, CMP5_IM7 Default: PD8 PD8 55 I/O 5VT Alternate2: EXMC_D13		DD45	- 4			Alternate1: SHRTIMER_ST3CH1
PD8 55 I/O 5VT Alternate2: EXMC_D13		PB15	54			Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
PD8 55 I/O 5VT Alternate2: EXMC_D13	L					TIMER11_CH1 ⁽⁴⁾ , WKUP6, CMP5_IM7
				55 I/O 5VT Alternate2: EXMC_D13	5VT	Default: PD8
Remap: USART2_TX, ETH_MII_RX_DV,		PD8	55			Alternate2: EXMC_D13
	L				Remap: USART2_TX, ETH_MII_RX_DV,	



				GD3ZL307 XX DataSH
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				ETH_RMII_CRS_DV
PD9	56	I/O	5VT	Default: PD9 Alternate2: EXMC_D14 Remap: USART2_RX, ETH_MII_RXD0, ETH_RMII_RXD0
PD10	57	I/O	5VT	Default: PD10 Alternate2: EXMC_D15 Remap: USART2_CK, ETH_MII_RXD1, ETH_RMII_RXD1
PD11	58	I/O	5VT	Default: PD11 Alternate2: EXMC_A16 Remap: USART2_CTS, ETH_MII_RXD2
PD12	59	I/O	5VT	Default: PD12 Alternate2: EXMC_A17 Remap: TIMER3_CH0, USART2_RTS, ETH_MII_RXD3
PD13	60	I/O	5VT	Default: PD13 Alternate2: EXMC_A18 Remap: TIMER3_CH1
PD14	61	I/O	5VT	Default: PD14 Alternate2: EXMC_D0 Remap: TIMER3_CH2
PD15	62	I/O	5VT	Default: PD15 Alternate2: EXMC_D1 Remap: TIMER3_CH3, CTC_SYNC
PC6	63	I/O	5VT	Default: PC6 Alternate1: SHRTIMER_EXEV9, CMP5_OUT, USART5_TX Alternate2: I2S1_MCK, TIMER7_CH0 ⁽⁴⁾ Remap: TIMER2_CH0
PC7	64	I/O	5VT	Default: PC7 Alternate1: SHRTIMER_FLT4, USART5_RX Alternate2: I2S2_MCK, TIMER7_CH1 ⁽⁴⁾ Remap: TIMER2_CH1
PC8	65	I/O	5VT	Default: PC8 Alternate1: SHRTIMER_ST4CH0, USART5_CK Alternate2: TIMER7_CH2 ⁽⁴⁾ Remap: TIMER2_CH2
PC9	66	I/O	5VT	Default: PC9 Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3 ⁽⁴⁾ Remap: TIMER2_CH3
PA8	67	I/O	5VT	Default: PA8 Alternate1: SHRTIMER_ST0CH0, I2C2_SCL



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	
				Alternate2: USART0_CK, TIMER0_CH0, CK_OUT,
PA9	68	I/O	5VT	USBHS_SOF, CTC_SYNC Default: PA9 Alternate1: CAN2_RX, SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1, USBHS_VBUS
PA10	69	I/O	5VT	Default: PA10 Alternate1: CAN2_TX, CMP5_OUT, SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2, USBHS_ID
PA11	70	I/O	5VT	Default: PA11 Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, TIMER0_CH3, USBHS_DM
PA12	71	I/O	5VT	Default: PA12 Alternate1: CMP1_OUT, SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, TIMER0_ETI, USBHS_DP
PA13	72	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	73			-
V _{SS_2}	74	Р		Default: V _{SS_2}
V _{DD_2}	75	Р		Default: V _{DD_2}
PA14	76	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	77	I/O	5VT	Default: JTDI Alternate1: SHRTIMER_FLT1 Alternate2: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	78	I/O	5VT	Default: PC10 Alternate1: I2C2_SCL Alternate2: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	79	I/O	5VT	Default: PC11 Alternate1: SHRTIMER_EXEV1, I2S2_ADD_SD Alternate2: UART3_RX Remap: USART2_RX, SPI2_MISO
PC12	80	I/O	5VT	Default: PC12 Alternate1: SHRTIMER_EXEV0 Alternate2: UART4_TX Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD0	81	I/O	5VT	Default: PD0



				OBOZEGO? XX Batasine
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate2: EXMC_D2
				Remap: OSCIN, CAN0_RX
DD4	00	1/0	5) /T	Default: PD1 Alternate2: EXMC_D3
PD1	82	I/O	5VT	Remap: OSCOUT, CANO_TX
				Default: PD2
PD2	83	I/O	5VT	Alternate2: TIMER2_ETI, UART4_RX
				Default: PD3
PD3	84	I/O	5VT	Alternate2: EXMC_CLK
				Remap: USART1_CTS
				Default: PD4
PD4	85	I/O	5VT	Alternate1: SHRTIMER_FLT2
1 04	0.5			Alternate2: EXMC_NOE
				Remap: USART1_RTS
		I/O		Default: PD5
PD5	86		5VT	Alternate1: SHRTIMER_EXEV2
				Alternate2: EXMC_NWE
				Remap: USART1_TX
DDC	0.7	1/0	C) /T	Default: PD6
PD6	87	87 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX		
				Default: PD7
PD7	88	I/O	5VT	Alternate2: EXMC_NE0, EXMC_NCE1
				Remap: USART1_CK
	89	I/O	5VT	Default: JTDO
DDO				Alternate1: SHRTIMER_SCOUT, SHRTIMER_EXEV8
PB3				Alternate2: SPI2_SCK, I2S2_CK
				Remap: TIMER1_CH1, PB3, TRACESWO, SPI0_SCK
				Default: NJTRST
	90	I/O	5VT	Alternate1: SHRTIMER_EXEV6, I2C2_SDA,
PB4				I2S2_ADD_SD
				Alternate2: SPI2_MISO, I2C0_TXFRAME
				Remap: TIMER2_CH0, PB4, SPI0_MISO Default: PB5
		I/O		Alternate1: USBHS_ULPI_D7, SHRTIMER_EXEV5,
	91			I2C2 SCL
PB5				Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD,
				ETH_MII_PPS_OUT, ETH_RMII_PPS_OUT, WKUP5
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
PB6	92	I/O	5VT	Alternate1: SHRTIMER_SCIN, SHRTIMER_EXEV3
	02	,,,	0 1	Alternate2: I2C0_SCL, TIMER3_CH0
				Remap: USART0_TX, CAN1_TX, SPI0_IO2



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PB7	93	I/O	5VT	Default: PB7 Alternate1: SHRTIMER_EXEV2
PD/	93	1/0	501	Alternate2: I2C0_SDA , TIMER3_CH1, EXMC_NADV Remap: USART0_RX, SPI0_IO3
воото	94	I		Default: BOOT0
PB8	95	I/O	5VT	Default: PB8 Alternate1: SHRTIMER_EXEV7, I2C2_SDA Alternate2: TIMER3_CH2, TIMER9_CH0 ⁽⁴⁾ , ETH_MII_TXD3 Remap: I2C0_SCL, CAN0_RX
PB9	96	I/O	5VT	Default: PB9 Alternate1: CMP1_OUT, SHRTIMER_EXEV4 Alternate2: TIMER3_CH3, TIMER10_CH0 ⁽⁴⁾ Remap: I2C0_SDA, CAN0_TX
PE0	PE0 97 I/O 5VT		5VT	Default: PE0 Alternate1: CAN2_RX, SHRTIMER_SCIN Alternate2: TIMER3_ETI, EXMC_NBL0
PE1 98		PE1 98 I/O		Default: PE1 Alternate1: CAN2_TX, SHRTIMER_SCOUT Alternate2: EXMC_NBL1
V_{SS_3}	99	Р		Default: V _{SS_3}
V_{DD_3}	100	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Alternate1: The specified function can be mapped to the specific pin by configuring AFIO_PCFA ~ AFIO_PCFG registers.

Alternate2: These functions can be enabled with correct GPIO and function module mode configurations.

Remap: A group of the specified module functions can be mapped to the specified pins by configuring AFIO_PCF0 ~ AFIO_PCF1 registers.

(4) Functions are available in GD32E507VE devices.



2.6.3. GD32E507Rx LQFP64 pin definitions

Table 2-5. GD32E507Rx LQFP64 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
V _{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Alternate2: TAMPER-RTC, WKUP1
PC14- OSC32IN	3	I/O		Default: PC14 Alternate2: OSC32IN
PC15- OSC32OUT	4	I/O		Default: PC15 Alternate2: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0
OSCOUT	6	0		Default: OSCOUT Remap: PD1
NRST	7	I/O		Default: NRST
PC0	PC0 8 I/C			Default: PC0 Alternate1: USBHS_ULPI_STP Alternate2: ADC01_IN10
PC1	9	I/O		Default: PC1 Alternate2: ADC01_IN11, ETH_MII_MDC, ETH_RMII_MDC
PC2	10	I/O		Default: PC2 Alternate1: USBHS_ULPI_DIR, I2S1_ADD_SD Alternate2: ADC01_IN12, ETH_MII_TXD2
PC3	11	I/O		Default: PC3 Alternate1: USBHS_ULPI_NXT Alternate2: ADC01_IN13, ETH_MII_TX_CLK
V_{SSA}	12	Р		Default: V _{SSA}
V_{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP0	14	I/O		Default: PA0 Alternate2: WKUP0, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI ⁽⁴⁾ , ETH_MII_CRS
PA1	15	I/O		Default: PA1 Alternate2: USART1_RTS, ADC01_IN1, TIMER4_CH1, TIMER1_CH1, ETH_MII_RX_CLK, ETH_RMII_REF_CLK
PA2	16	I/O		Default: PA2 Alternate1: CMP1_OUT Alternate2: USART1_TX, TIMER4_CH2, ADC01_IN2, TIMER8_CH0 ⁽⁴⁾ , TIMER1_CH2, ETH_MII_MDIO, ETH_RMII_MDIO, SPI0_IO2, WKUP3, CMP1_IM6



				GD32L307 XX DataSHee			
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾			
РАЗ	17	I/O		Default: PA3 Alternate1: USBHS_ULPI_D0 Alternate2: USART1_RX, TIMER4_CH3, ADC01_IN3, TIMER1_CH3, TIMER8_CH1 ⁽⁴⁾ , ETH_MII_COL, SPI0_IO3			
V _{SS_4}	18	Р		Default: V _{SS_4}			
V_{DD_4}	19	Р		Default: V _{DD_4}			
PA4	20	I/O		Default: PA4 Alternate2: SPI0_NSS, USART1_CK, DAC_OUT0, ADC01_IN4, CMP1_IM4, CMP3_IM4, CMP5_IM4 Remap: SPI2_NSS, I2S2_WS			
PA5	21	I/O		Default: PA5 Alternate1: USBHS_ULPI_CK Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1, CMP1_IM5, CMP3_IM5, CMP5_IM5			
PA6	22	I/O		Default: PA6 Alternate2: SPI0_MISO, TIMER7_BRKIN ⁽⁴⁾ , ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾ Remap: TIMER0_BRKIN			
PA7	23	I/O		Default: PA7 Alternate2: SPI0_MOSI, TIMER7_CH0_ON ⁽⁴⁾ , ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾ , ETH_MII_RX_DV, ETH_RMII_CRS_DV, CMP1_IP Remap: TIMER0_CH0_ON			
PC4	24	I/O		Default: PC4 Alternate2: ADC01_IN14, ETH_MII_RXD0, ETH_RMII_RXD0			
PC5	25	I/O		Default: PC5 Alternate2: ADC01_IN15, ETH_MII_RXD1, ETH_RMII_RXD1, WKUP4			
PB0	26	I/O		Default: PB0 Alternate1: USBHS_ULPI_D1 Alternate2: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON ⁽⁴⁾ , ETH_MII_RXD2, CMP3_IP Remap: TIMER0_CH1_ON			
PB1	27	I/O		Default: PB1 Alternate1: CMP3_OUT, USBHS_ULPI_D2, SHRTIMER_SCOUT Alternate2: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON ⁽⁴⁾ , ETH_MII_RXD3 Remap: TIMER0_CH2_ON			
PB2	28	I/O	5VT	Default: PB2, BOOT1 Alternate1: USBHS_ULPI_D4, SHRTIMER_SCIN Alternate2: CMP3_IM7			



				GD32L307 XX DataSHE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PB10	29	I/O	5VT	Default: PB10 Alternate1: CAN2_RX, USBHS_ULPI_D3, SHRTIMER_FLT2 Alternate2: I2C1_SCL, USART2_TX, ETH_MII_RX_ER Remap: TIMER1_CH2
PB11	30	I/O	5VT	Default: PB11 Alternate1: CAN2_TX, USBHS_ULPI_D4, SHRTIMER_FLT3 Alternate2: I2C1_SDA, USART2_RX, ETH_MII_TX_EN, ETH_RMII_TX_EN, CMP5_IP Remap: TIMER1_CH3
V _{SS_1}	31	Р		Default: V _{SS_1}
V _{DD_1}	32	Р		Default: V _{DD_1}
PB12	33	I/O	5VT	Default: PB12 Alternate1: USBHS_ULPI_D5, SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX, ETH_MII_TXD0, ETH_RMII_TXD0
PB13	34	I/O	5VT	Default: PB13 Alternate1: USBHS_ULPI_D6, SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS, TIMER0_CH0_ON, CAN1_TX, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME
PB14	35	I/O	5VT	Default: PB14 Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾
PB15	36	I/O	5VT	Default: PB15 Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽⁴⁾ , WKUP6, CMP5_IM7
PC6	37	I/O	5VT	Default: PC6 Alternate1: SHRTIMER_EXEV9, CMP5_OUT, USART5_TX Alternate2: I2S1_MCK, TIMER7_CH0 ⁽⁴⁾ Remap: TIMER2_CH0
PC7	38	8 I/O 5V1		Default: PC7 Alternate1: SHRTIMER_FLT4, USART5_RX Alternate2: I2S2_MCK, TIMER7_CH1 ⁽⁴⁾ Remap: TIMER2_CH1
PC8	39	I/O	5VT	Default: PC8 Alternate1: SHRTIMER_ST4CH0, USART5_CK Alternate2: TIMER7_CH2 ⁽⁴⁾ Remap: TIMER2_CH2



				GD3ZL307 XX DataSHE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PC9	40	I/O	5VT	Default: PC9 Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3 ⁽⁴⁾ Remap: TIMER2_CH3
PA8	41	I/O	5VT	Default: PA8 Alternate1: SHRTIMER_ST0CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT, USBHS_SOF, CTC_SYNC
PA9	42	I/O	5VT	Default: PA9 Alternate1: CAN2_RX, SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1, USBHS_VBUS
PA10	43	I/O	5VT	Default: PA10 Alternate1: CAN2_TX, CMP5_OUT, SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2, USBHS_ID
PA11	44	I/O	5VT	Default: PA11 Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, TIMER0_CH3, USBHS_DM
PA12	45	I/O	5VT	Default: PA12 Alternate1: CMP1_OUT, SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, TIMER0_ETI, USBHS_DP
PA13	46	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS_2}	47	Р		Default: V _{SS_2}
V _{DD_2}	48	Р		Default: V _{DD_2}
PA14	49	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	50	I/O	5VT	Default: JTDI Alternate1: SHRTIMER_FLT1 Alternate2: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	51	I/O	5VT	Default: PC10 Alternate1: I2C2_SCL Alternate2: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	52	I/O	5VT	Default: PC11 Alternate1: SHRTIMER_EXEV1, I2S2_ADD_SD Alternate2: UART3_RX Remap: USART2_RX, SPI2_MISO
PC12	53	I/O	5VT	Default: PC12 Alternate1: SHRTIMER_EXEV0 Alternate2: UART4_TX



	Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
					Remap: USART2_CK, SPI2_MOSI, I2S2_SD
	PD2	54	I/O	5VT	Default: PD2
ļ	1 02	57	1/0	371	Alternate2: TIMER2_ETI, UART4_RX
					Default: JTDO
	PB3	55	I/O	5VT	Alternate1: SHRTIMER_SCOUT, SHRTIMER_EXEV8
	-				Alternate2: SPI2_SCK, I2S2_CK
-					Remap: TIMER1_CH1, PB3, TRACESWO, SPI0_SCK
					Default: NJTRST
	55.4	=0	.,,	5) (T	Alternate1: SHRTIMER_EXEV6, I2C2_SDA,
	PB4	56	I/O	5VT	I2S2_ADD_SD
					Alternate2: SPI2_MISO, I2C0_TXFRAME
-					Remap: TIMER2_CH0, PB4, SPI0_MISO
			I/O		Default: PB5
		57			Alternate1: USBHS_ULPI_D7, SHRTIMER_EXEV5,
	PB5				IZC2_SCL
					Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD,
					ETH_MII_PPS_OUT, ETH_RMII_PPS_OUT, WKUP5
-					Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX Default: PB6
			I/O	5VT	Alternate1: SHRTIMER_SCIN, SHRTIMER_EXEV3
	PB6	58			Alternate2: I2C0_SCL, TIMER3_CH0
					Remap: USART0_TX, CAN1_TX, SPI0_IO2
-					Default: PB7
					Alternate1: SHRTIMER EXEV2
	PB7	59	I/O	5VT	Alternate2: I2C0_SDA , TIMER3_CH1
					Remap: USART0_RX, SPI0_IO3
ŀ	воото	60	ı		Default: BOOT0
ŀ					Default: PB8
					Alternate1: SHRTIMER_EXEV7, I2C2_SDA
	PB8	61	I/O	5VT	Alternate2: TIMER3_CH2, TIMER9_CH0 ⁽⁴⁾ ,
					ETH_MII_TXD3
					Remap: I2C0_SCL, CAN0_RX
ſ					Default: PB9
	DDO	60	1/0	E\	Alternate1: CMP1_OUT, SHRTIMER_EXEV4
	PB9	62	I/O	5VT	Alternate2: TIMER3_CH3, TIMER10_CH0 ⁽⁴⁾
					Remap: I2C0_SDA, CAN0_TX
	V_{SS_3}	63	Р		Default: V _{SS_3}
	V_{DD_3}	64	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Alternate1: The specified function can be mapped to the specific pin by configuring



AFIO_PCFA ~ AFIO_PCFG registers.

Alternate2: These functions can be enabled with correct GPIO and function module mode configurations.

Remap: A group of the specified module functions can be mapped to the specified pins by configuring AFIO_PCF0 ~ AFIO_PCF1 registers.

(4) Functions are available in GD32E507RE devices.



3. Functional description

3.1. Arm[®] Cortex[®]-M33 core

The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption.

32-bit Arm® Cortex®-M33 processor core

- Up to 180 MHz operation frequency
- Ultra-low power, energy-efficient operation
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M33 processor is based on the ARMv8 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M33:

- Internal Bus Matrix connected with Code bus, System bus, and Private Peripheral Bus (PPB) and debug accesses
- Nested Vectored Interrupt Controller (NVIC)
- Breakpoint Unit (BPU)
- Data Watchpoint and Trace (DWT)
- Instrumentation Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Memory Protection Unit (MPU)
- Floating Point Unit (FPU)
- DSP Extension (DSP)

3.2. Embedded memory

- Up to 512 Kbytes of Flash memory
- Up to 128 Kbytes of SRAM with hardware parity checking

512 Kbytes of inner Flash and 128 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with 0~4 waiting time. <u>Table</u> 2-2. <u>GD32E507xx memory map</u> shows the memory map of the GD32E507xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 1.62 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 180 MHz/180 MHz/90 MHz. See *Figure 2-5. GD32E507xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.56 V and down to 1.52V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.62 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 1.62 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAK} range: 1.62 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PD5 and PD6) or USB (PA9, PA11 and PA12).



3.5. Power saving modes

The MCU supports five kinds of power saving modes to achieve even lower power consumption. They are Sleep, Deep-sleep, Deep-sleep 1, Deep-sleep 2 and Standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In Deep-sleep mode, all clocks in the 1.1V domain are off, and all of IRC8M, IRC48M, HXTAL and PLLs are disabled. The contents of SRAM and registers are preserved. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, LVD output, USB wakeup, Ethernet wakeup, I2C2 wakeup and USART5 wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Deep-sleep 1 mode

In Deep-sleep 1 mode, all clocks in the 1.1V domain are off, and all of IRC8M, IRC48M, HXTAL and PLLs are disabled. The power of COREOFF1 domain is cut off. The contents of registers in COREOFF1 domain are lost. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep 1 mode including the 16 external lines, the RTC alarm, LVD output, USB wakeup, Ethernet wakeup, I2C2 wakeup and USART5 wakeup. Waking up from Deep-sleep 1 mode needs an additional delay to power on COREOFF1 domain. When exiting the deep-sleep 1 mode, the IRC8M is selected as the system clock.

■ Deep-sleep 2 mode

In Deep-sleep 2 mode, all clocks in the 1.1V domain are off, and all of IRC8M, IRC48M, HXTAL and PLLs are disabled. The power of COREOFF0/COREOFF1 domain is cut off. The contents of SRAM except for the first 32K and registers in COREOFF0/COREOFF1 domain are lost. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, LVD output, USB wakeup, Ethernet wakeup, I2C2 wakeup and USART5 wakeup. Waking up from Deep-sleep 2 mode needs an additional delay to power on COREOFF1 domain. Waking up from Deep-sleep 2 mode needs an additional delay to power on COREOFF0/COREOFF1 domain. When exiting the deep-sleep 2 mode, the IRC8M is selected as the system clock.

■ Standby mode

In Standby mode, the whole 1.1V domain is power off, the LDO is shut down, and all of IRC8M, IRC48M, HXTAL and PLL are disabled. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pins.



3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.5 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{REF-} to V_{REF+}
- Temperature sensor

Two 12-bit 2.5 MSPS multi-channel ADCs are integrated in the device. It has a total of 18 multiplexed channels: up to 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}) and 1 channel for internal reference voltage (V_{REFINT}). The input voltage range is between V_{REF-} and V_{REF+}. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. The analog watchdog allows the application to detect whether the input voltage goes outside the user-defined higher or lower thresholds. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx), the advanced timers (TIMER0 and TIMER7) and SHRTIMER with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

To ensure a high accuracy on ADC and DAC, the ADC/DAC independent external reference voltage should be connected to V_{REF+}/V_{REF-} pins. According to the different packages, V_{REF+} pin can be connected to V_{DDA} pin, or external reference voltage, V_{REF-} pin must be connected to V_{SSA} pin. The V_{REF+} pin is only available on no less than 100-pin packages, or else the V_{REF+} pin is not available and internally connected to V_{DDA} . The V_{REF-} pin is only available on no less than 100-pin packages, or else the V_{REF-} pin is not available and internally connected to V_{SSA} .

3.7. Digital to analog converter (DAC)

- Two 12-bit DACs with independent output channels
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC is used to generate variable analog outputs. The DAC channels can be triggered by the timer, SHRTIMER or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

7 channels for DMA0 controller and 5 channels for DMA1 controller



Peripherals supported: Timers, SHRTIMER, ADCs, DACs, SPIs, I2Cs, USARTs and I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 112 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 112 general purpose I/O pins (GPIO) in GD32E507xx, named PAO ~ PA15, PBO ~ PB15, PCO ~ PC15, PDO ~ PD15, PEO ~ PE15, PFO ~ PF15 and PGO ~ PG15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Most of the GPIO pins are shared with digital or analog alternate functions.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0, TIMER7), one 32-bit general timer (TIMER1), up to nine 16-bit general timers (TIMER2 ~ TIMER4, TIMER8 ~ TIMER13), and two 16-bit basic timer (TIMER5, TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0, TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for



input capture, output compare, PWM generation (edge- or center- aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. TIMER2 ~ TIMER4 is based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload up counter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 &TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32E507xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-stage prescaler. It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep, deep-sleep 1, deep-sleep 2 and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- 32-bit programmable counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wakeup event

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is



used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

I2C0 and I2C1:

- Support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- SMBus 2.0 and PMBus compatible
- Supports SAM V mode

12C2:

- Support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- SMBus 3.0 and PMBus 1.3 compatible
- Wakeup from Deep-sleep mode on address match

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100 KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). All SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPIO.



3.14. Universal synchronous asynchronous receiver transmitter (USART)

USART0~2, UART3~4:

- Maximum speed up to 22.5 MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

USART5:

- Maximum speed up to 22.5 MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface
- Dual clock domain
- Wake up from Deep-sleep mode

The USART (USART0, USART1, USART2, USART5) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32E507xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 KHz to 192 KHz is supported.

3.16. Universal serial bus High-Speed interface (USBHS)

- One USB device/host/OTG high-speed interface with frequency up to 480Mbit/s.
- Include a USB PHY with OTG protocol supported

USB High-Speed (USBHS) controller provides a USB-connection solution for portable devices. USBHS supports both host and device modes, as well as OTG mode with HNP (Host



Negotiation Protocol) and SRP (Session Request Protocol). USBHS contains an embedded USB PHY internal which can be configured as High-Speed or Full-Speed. USBHS supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system. For Full-Speed operation, battery charging detection (BCD), attach detection protocol (ADP), and link power management (LPM) are also supported.

3.17. Controller area network (CAN)

■ Three CAN interfaces supports the CAN protocols version 2.0A and B, ISO11891-1:2015 specification with baud rates up to 1 Mbit/s when classical frames.

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three messages depth for reception. The CAN0 and CAN1 provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others. The CAN2 independently provides 14 scalable/configurable identifier filter banks in GD32E50x CL.

3.18. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.19. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and PC card
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It is



divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and PC card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.20. Comparators (CMP)

- Three fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal or external I/O)

Three Comparators (CMP) are implemented within the devices. They can work either standalone (all terminal are available on I/Os) or together with the timers. The internal voltage reference is also connected to ADC_IN17 input channel of the ADC.

3.21. Trigonometric Math Unit (TMU)

■ Operation data support IEEE 32-Bit Single Precision Floating-Point Format

The Trigonometric Math Unit (TMU) is a fully configurable block that execute common trigonometric and arithmetic operations. The TMU calculation unit can be used to calculate total 9 kinds of operations. For mode 0 and 1, operation finishes in 4 clock cycles. For others mode, 7 clock cycles is needed.

3.22. Super High-Resolution Timer (SHRTIMER)

- High- precision timing units: Master TIMER, Slave TIMERx (x=0..4).
- Synchronization outputs: synchronize external resources as master.
- Synchronization inputs: be synchronized as a slaver.
- Bunch mode controller to handle light-load operation.
- 6 DMA request: Master_TIMER requests, Slave_TIMERx (x=0..4) requests.

SHRTIMER has a high-precision counting clock and can be used for high-precision timing. It can generate 10 high precision and flexible digital signals to control motor or be used for power management applications. It has multiple internal signals connected to the ADC and DAC. It can be used for control and monitoring purposes. It can handle various fault input for safe purposes.

3.23. Serial/Quad Parallel Interface (SQPI)

- SQPI controller support configuring output clock frequency which is divided by HCLK.
- SQPI controller support no address phase and data phase operation which is named special command by the controller.



- SQPI controller support 256MB external memory space.
 Logic memory address range: 0xB000_0000 0xBFFF_FFF.
- SQPI controller support 6 types mode for different combination of command, address, waitcycle, and data phase.

Serial/Quad Parallel Interface (SQPI) is a controller for external serial/dual/quad parallel interface memory peripheral. For example: SQPI-PSRAM and SQPI-FLASH. With this controller, users can use external SQPI interface memory as SRAM simply.

3.24. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.25. Package and operation temperature

- LQFP144 (GD32E507Zx), LQFP100 (GD32E507Vx) and LQFP64 (GD32E507Rx).
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings (1)(4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	V _{SS} - 0.3	V _{SS} + 3.63	V
V _{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.63	V
V _{BAT}	External battery supply voltage	Vss - 0.3	V _{SS} + 3.63	V
V _{IN}	Input voltage on 5V tolerant pin ⁽³⁾	Vss - 0.3	V _{DD} + 3.63	V
VIN	Input voltage on other I/O	Vss - 0.3	3.63	V
ΔV _{DDx}	Variations between different V _{DD} power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	±25	mA
T _A	Operating temperature range	-40	+85	°C
Tstg	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	_	1.71	3.3	3.63	٧
\/·	Analog supply voltage, f _{ADCMAX} = 35 MHz		2.4	3.3	3.63	\/
V _{DDA}	Analog supply voltage, f _{ADCMAX} = 14 MHz	_	1.71	_	2.4	V
V _{BAT}	Battery supply voltage	_	1.71	_	3.63	V

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 6.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.



Figure 4-1. Recommended power supply decoupling capacitors (1)(2)

- (1) The V_{REF+} and V_{REF-} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF-} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency (1)

	1 /				
Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency	_	_	180	MHz
f _{APB1}	APB1 clock frequency	_	_	90	MHz
f _{APB2}	APB2 clock frequency	_	_	180	MHz

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down (1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	V _{DD} rise time rate		0	8	/\/
tvdd	V _{DD} fall time rate	_	50	8	µs/ V

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
t _{start-up}	Chart up time	Clock source from HXTAL	608	
	Start-up time	Clock source from IRC8M	74	μs

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.
- (3) PLL is off.



Table 4-6. Power saving mode wakeup timings characteristics (1)(2)

Symbol	Parameter	Тур	Unit
t _{Sleep}	Wakeup from Sleep mode	1.7	
	Wakeup from Deep-sleep mode (LDO On)	3.1	
	Wakeup from Deep-sleep mode (LDO in low power mode)	3.1	
4	Wakeup from Deep-sleep mode1 (LDO in low power and low	4.3	
tDeep-sleep	driver mode)	4.3	μs
	Wakeup from Deep-sleep mode2 (LDO in low power and low	44.7	
	driver mode)	11.7	
tStandby	Wakeup from Standby mode	77.2	

⁽¹⁾ Based on characterization, not tested in production.


4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)


Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 180 MHz, All peripherals enabled	_	59.8	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 180 MHz, All peripherals disabled	_	26.1	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 160 MHz, All peripherals enabled	_	53.6		mA
I _{DD} +I _{DDA}	Supply current (Run mode) $V_{DD} = V_{DDA} = 3.3 \text{ V, } V_{DD} = V_{DDA} = 3.3 \text{ V, } V_{$	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 160 MHz, All peripherals disabled	_	23.5	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 120 MHz, All peripherals enabled	_	41	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals disabled	_	18.2		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals enabled		37.2	l	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ System clock = 108 MHz, All peripherals	_	16.6	_	mA

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.






Symbol Parameter Conditions Min Typ(1) Ma	mA mA mA
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals disabled	mA mA
System clock = 96 MHz, All peripherals enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals disabled	mA mA
enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals — 15 — disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 25.7 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 11.8 — disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 18 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA mA
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals disabled 7.96 disabled	mA mA
System clock = 96 MHz, All peripherals — 15 — disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 25.7 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 11.8 — disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA mA
disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 25.7 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 11.8 — disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA mA
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals disabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals disabled	mA
System clock = 72 MHz, All peripherals — 25.7 — enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 11.8 — disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA
enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 11.8 — disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA
VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals — 11.8 — disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	
System clock = 72 MHz, All peripherals — 11.8 — disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	
disabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 18 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA
System clock = 48 MHz, All peripherals — 18 — enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA
enabled V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	mA
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals — 7.96 — disabled	
System clock = 48 MHz, All peripherals — 7.96 — disabled	
disabled	
	mA
\\\\\ 22\\ HVTAL 25 MHz	
$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$	
System clock = 36 MHz, All peripherals — 14 —	mA
enabled	
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,	
System clock = 36 MHz, All peripherals — 6.49 —	mA
disabled	
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,	
System clock = 24 MHz, All peripherals — 9.73 —	mA
enabled	
$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$	
System clock = 24 MHz, All peripherals — 4.83 —	mA
disabled	
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,	
System clock = 16 MHz, All peripherals — 7.2 —	mA
enabled	
$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$	
System clock = 16 MHz, All peripherals — 3.9 —	mA
disabled	
V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,	+
System clock = 8 MHz, All peripherals — 4.62 —	mA
enabled	
$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$	+
System clock = 8 MHz, All peripherals — 2.9 —	mA






Syn	nbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
- Ji	11501	r dramotor	disabled		1 70	Max	Onne
			V _{DD} = V _{DDA} = 3.3 V, IRC = 8 MHz, System				
			clock = 8 MHz, All peripherals enabled	_	3.1	_	mA
			V _{DD} = V _{DDA} = 3.3 V, IRC = 8 MHz, System				
			clock = 8 MHz, All peripherals disabled	_	1.7	_	mA
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 180 MHz, CPU clock off,	_	47.8	_	mA
			All peripherals enabled		47.0		''''
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 180 MHz, CPU clock off,		9.5		mA
			All peripherals disabled		9.5		1117
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			, , , , , , , , , , , , , , , , , , ,		42.8		m A
			System Clock = 160 MHz, CPU clock off, All peripherals enabled	_	42.0		mA
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System Clock = 160 MHz, CPU clock off,		0.7		m ^
		•	_	8.7	_	mA	
			All peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		20.0		
			System Clock = 120 MHz, CPU clock off,		32.8	_	mA
			All peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		7.07		١.
			System Clock = 120 MHz, CPU clock off,	_	7.07	_	mA
		Supply current	All peripherals disabled				
		(Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		00.0		^
			System Clock = 108 MHz, CPU clock off,	_	29.8	_	mA
			All peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		0.57		١.
			System Clock = 108 MHz, CPU clock off,	_	6.57	_	mA
			All peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				1
			System Clock = 96 MHz, CPU clock off, All	_	26.7	_	mA
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 96 MHz, CPU clock off, All	_	6.1	_	mA
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 72 MHz, CPU clock off, All	_	20.7	-	mA
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 72 MHz, CPU clock off, All	_	5.1	_	mA
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$	_	14.5	_	mA





Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		System Clock = 48 MHz, CPU clock off, All				
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 48 MHz, CPU clock off, All	_	4.1	_	mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 36 MHz, CPU clock off, All		11.4	_	mA
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 36 MHz, CPU clock off, All	_	3.6	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System Clock = 24 MHz, CPU clock off, All	_	8.3	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System Clock = 24 MHz, CPU clock off, All	_	3.1	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System Clock = 16 MHz, CPU clock off, All	_	6.2	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System Clock = 16 MHz, CPU clock off, All	_	2.7	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System Clock = 8 MHz, CPU clock off, All	_	4.2	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System Clock = 8 MHz, CPU clock off, All	_	2.4	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC} = 8 \text{ MHz, System}$				
		Clock = 8 MHz, CPU clock off, All	_	2.8	_	mA
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC = 8 MHz, System				
		Clock = 8 MHz, CPU clock off, All	_	1.1	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power				
		and normal driver mode, IRC40K off, RTC	_	461.33	_	μΑ
	Supply current	off, All GPIOs analog mode				
	(Deep-Sleep	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and				
	mode)	normal driver mode, IRC40K off, RTC off,	_	413.00	_	μΑ
		All GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power	_	258.00	_	μΑ





		GD32E				
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		and low driver mode, IRC40K off, RTC off,				
		All GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and				
		low driver mode, IRC40K off, RTC off, All	_	210.67	_	μΑ
		GPIOs analog mode				
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and				
	(Deep-Sleep 1	low driver mode, IRC40K off, RTC off, All	_	163.33	_	μΑ
	mode)	GPIOs analog mode				
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$				
	(Deep-Sleep 2	low driver mode, IRC40K off, RTC off, All	_	68.00	_	μΑ
	mode)	GPIOs analog mode				
		V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K on,				
		RTC on	_	3.79	_	μΑ
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$	_	3.58		μA
	(Standby mode)	RTC off		0.00		, m
		V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K off,				
		RTC off	_	3.08	_	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63 V, LXTAL on				
				1.05		
		with external crystal, RTC on, LXTAL High	_	1.95	_	μΑ
		driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3$ V, LXTAL on		4.00		
		with external crystal, RTC on, LXTAL High	_	1.82		μA
		driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 2.5$ V, LXTAL on				
		with external crystal, RTC on, LXTAL High	_	1.67	_	μΑ
		driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 1.71 \text{ V}$, LXTAL on				
	Battery supply	with external crystal, RTC on, LXTAL High	_	1.59	_	μA
I _{BAT}	current (Backup	driving				
·DAT	mode)	V_{DD} off, V_{DDA} off, $V_{BAT} = 3.63 \text{ V}$, LXTAL on				
	inidae)	with external crystal, RTC on, LXTAL	_	1.53	_	μΑ
		Medium High driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3 \text{ V}$, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.40	_	μΑ
		Medium High driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 2.5$ V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.25	_	μΑ
		Medium High driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.71 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.18	_	μA
		Medium High driving				
<u> </u>	I	. 3		<u> </u>		L



GD32E507xx Datasheet

		ODOZE				
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.12	_	μΑ
		Medium Low driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3$ V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	0.99	_	μΑ
		Medium Low driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.5 V, LXTAL on				
		with external crystal, RTC on, LXTAL		0.84	_	μA
		Medium Low driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.71 V, LXTAL on				
		with external crystal, RTC on, LXTAL		0.77	_	μA
		Medium Low driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	1.00	_	μA
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.87	_	μΑ
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.5 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low		0.72	_	μA
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.71 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.63	_	μA
		driving				

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for $T_A = 25$ °C and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.







Figure 4-2. Typical supply current consumption in Run mode







4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in *Table 4-8. EMS characteristics* (1), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-8. EMS characteristics (1)

Symbol	Parameter	Conditions	Level/Class
	Voltage applied to all device pins to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	
VESD	induce a functional disturbance	LQFP144, f _{HCLK} = 180 MHz	ЗА
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	
V _{FTB}	induce a functional disturbance through	LQFP144, f _{HCLK} = 180 MHz	4A
	100 pF on V_{DD} and V_{SS} pins	conforms to IEC 61000-4-4	

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-9. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.19	_	
		LVDT<2:0> = 000(falling edge)		2.08		
		LVDT<2:0> = 001(rising edge)		2.33	_	
		LVDT<2:0> = 001(falling edge)	ı	2.22	_	
		LVDT<2:0> = 010(rising edge)		2.48	_	
V _{LVD} ⁽¹⁾	Low voltage Detector level selection	LVDT<2:0> = 010(falling edge)	ı	2.36	_	
		LVDT<2:0> = 011(rising edge)		2.62	_	V
V LVD(**)		LVDT<2:0> = 011(falling edge)		2.51	_	V
		LVDT<2:0> = 100(rising edge)	_	2.75	_	
		LVDT<2:0> = 100(falling edge)	_	2.65	_	
		LVDT<2:0> = 101(rising edge)	_	2.9	_	
		LVDT<2:0> = 101(falling edge)	_	2.79	_	
		LVDT<2:0> = 110(rising edge)	_	3.04	_	
		LVDT<2:0> = 110(falling edge)	_	2.93	_	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 111(rising edge)	_	3.19		
		LVDT<2:0> = 111(falling edge)	_	3.07	_	
V _{LVDhyst} ⁽²⁾	LVD hysteresis	_	_	100		mV
V _{POR} ⁽¹⁾	Power on reset threshold	_	_	1.56	_	V
V _{PDR} ⁽¹⁾	Power down reset threshold	_	_	1.52	_	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	_	_	40	_	mV
V _{BOR3} (2)	Brownout level 3 threshold	Falling edge	_	2.8	_	V
V BOR3(=/	Brownout level 3 tilleshold	Rising edge	_	2.9	ı	V
V _{BOR2} (2)	Brownout level 2 threshold	Falling edge	_	2.5	1	V
V BOR2\	brownout level 2 tilleshold	Rising edge	_	2.6	I	V
V _{BOR1} (2)	Provincut lovel 1 threshold	Falling edge	_	2.2	1	V
V BOR1\-/	Brownout level 1 threshold	Rising edge	_	2.3		V
V _{BORhyst} ⁽²⁾	BOR hysteresis			100		mV
trsttempo ⁽²⁾	Reset temporization	_	_	2.88	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-10. ESD characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vesd(HBM)	Electrostatic discharge voltage (human body model)	T _A =25 °C; ESDA/JEDEC JS-001- 2017	l	6000		>
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A =25 °C; ESDA/JEDEC JS-002- 2018	_	1000	_	>

⁽¹⁾ Based on characterization, not tested in production.

Table 4-11. Static latch-up characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	T. 25 %C. IESDZ9F	_	200		mA
LU	V _{supply} over voltage	T _A =25 °C; JESD78E	ı	5.4	l	V

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



4.7. External clock characteristics

Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	1.71 V ≤ V _{DD} ≤ 3.63 V	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
C _{HXTAL} ⁽²⁾⁽³⁾	Recommended load capacitance on OSCIN and OSCOUT	_	_	20	30	pF
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%
g _m (2)	Oscillator transconductance	Startup	_	25	_	mA/V
I _{DDHXTAL} ⁽¹⁾	Crystal or ceramic operating current	$V_{DD} = 3.3 \text{ V, } f_{HCLK} =$ $f_{IRC8M} = 8 \text{ MHz}$ $T_A = 25 \text{ °C}$	_	0.42	_	mA
tsuhxtal ⁽¹⁾	Crystal or ceramic startup time	$V_{DD} = 3.3 \text{ V, } f_{HCLK} =$ $f_{IRC8M} = 8 \text{ MHz}$ $T_A = 25 \text{ °C}$		2	_	ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f (1)	External clock source or	1.71 V ≤ V _{DD} ≤	1		50	MHz
f _{HXTAL_ext} ⁽¹⁾	oscillator frequency	3.63 V	ı		50	IVITZ
V _{HXTALH} ⁽²⁾	OSCIN input pin high level		0.7 V _{DD}		V _{DD}	V
V HXTALH\-/	voltage	Vpp = 3.3 V			VDD	V
V _{HXTALI} (2)	OSCIN input pin low level	VDD = 3.3 V			0.3 V _{DD}	V
V HXTALL(-/	voltage		VSS		U.S VDD	V
t _{H/L(HXTAL)} (2)	OSCIN high or low time	_	5	_	_	ns
tr/f(HXTAL)(2)	OSCIN rise or fall time	_	_	_	10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance	_		5	_	pF
Ducy _(HXTAL) ⁽²⁾	Duty cycle	_	40	_	60	%

⁽¹⁾ Based on characterization, not tested in production.

Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{\text{HXTAL1}} = C_{\text{HXTAL2}} = 2^*(C_{\text{LOAD}} - C_{\text{S}})$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_{S} , it is PCB and MCU pin stray capacitance.

⁽²⁾ Guaranteed by design, not tested in production.



characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	$V_{DD} = 3.3 \text{ V}$	_	32.768	_	kHz
C _{LXTAL} (2)(3)	Recommended matching capacitance on OSC32IN and OSC32OUT		l	10	_	pF
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	_	70	%
	Oscillator transconductance	Lower driving capability		4	_	
gm ⁽²⁾		Medium low driving capability	l	6	_	μΑ/V
gm, ,		Medium high driving capability		12	_	μΑνν
		Higher driving capability	1	18	_	
		LXTALDRI[1:0] = 00	_	0.7	_	
I _{DDLXTAL} ⁽¹⁾	Crystal or ceramic operating	LXTALDRI[1:0] = 01	_	0.8	_	μA
IDDLXTAL	current	LXTALDRI[1:0] = 10	_	1.2	_	μΛ
		LXTALDRI[1:0] = 11	_	1.6	_	
tsulxtal ⁽¹⁾⁽⁴⁾	Crystal or ceramic startup time	, 	_	2	_	s

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on SC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} ⁽¹⁾	External clock source or	V _{DD} = 3.3 V		32.768	1000	kHz
TLX TAL_ext\ /	oscillator frequency	VDD = 3.3 V		32.700	1000	KIIZ
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level		0.7 V _{DD}		V_{DD}	
VLXTALH'	voltage	_			V DD	V
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level		Vss		0.3 V _{DD}	
V LX IALL (-)	voltage	_	VSS	_	U.3 VDD	
t _{H/L(LXTAL)} (2)	OSC32IN high or low time	_	450	_	_	no
t _{R/F(LXTAL)} (2)	t _{R/F(LXTAL)} (2) OSC32IN rise or fall time		_	_	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance	_	_	5	_	pF
Ducy _(LXTAL) ⁽²⁾	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.8. Internal clock characteristics

Table 4-16. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC8M}	Oscillator (IRC8M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	8	_	MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$	-2.5		+2.5	%
	IDCOM popillator Fraguency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$	-2.5		+2.5	70
	IRC8M oscillator Frequency – accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	1.0		.10	0/
400		$T_A = 0 {}^{\circ}C \sim +85 {}^{\circ}C^{(1)}$	-1.8	_	+1.8	%
ACC _{IRC8M}		V _{DD} = V _{DDA} = 3.3 V, T _A = 25 °C	-1.0	_	+1.0	%
	IRC8M oscillator Frequency					
	accuracy, User trimming	_	_	0.5	_	%
	step ⁽¹⁾					
Ducy _{IRC8M} (2)	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC8M ⁽¹⁾	IRC8M oscillator operating	\/ \/ 22\/		00		
IDDAIRC8M\''	current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		80		μA
4(1)	IRC8M oscillator startup	V V 22V		1.5		
tsuircam ⁽¹⁾	time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		1.5		μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-17. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC40K} ⁽¹⁾	Low Speed Internal oscillator (IRC40K) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}$	20	40	45	kHz
IDDAIRC40K ⁽²⁾	IRC40K oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180 \text{ MHz}$ $T_A = 25 \text{ °C}$	_	0.4	_	μΑ
tsuirc40K ⁽²⁾	IRC40K oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180 \text{ MHz}$ $T_A = 25 \text{ °C}$	_	80	_	μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Table 4-18. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC48M}	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V		48		MHz
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-4.0	_	+5.0	%
	IRC48M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C }^{(1)}$	-3.0		+3.0	%
ACC _{IRC48M}		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25 \text{ °C}$	-2.0		+2.0	%
	IRC48M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_	_	0.12	_	%
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC48M ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180$ MHz	l	286.9	l	μΑ
tsuirc48m ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180$ MHz	_	3.68	_	μs

⁽¹⁾ Based on characterization, not tested in production.

4.9. PLL characteristics

Table 4-19. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	_	2	_	16	MHz
f _{PLLOUT} ⁽²⁾	PLL output clock frequency	_	16	_	180	MHz
fyco ⁽²⁾	PLL VCO output clock		32		360	MHz
IVCO	frequency	32	_	360	IVIHZ	
t _{LOCK} (2)	PLL lock time	_		_	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on V_{DDA}	VCO freq = 360 MHz		700		μΑ
I _{DD} ⁽¹⁾⁽³⁾	Current consumption on V_{DD}	VCO freq = 360 MHz	_	500	_	μΑ
	Cycle to cycle Jitter			40		
Jitter _{PLL} ⁽¹⁾⁽⁴⁾	(rms)	System clock		40		ne
JILLEIPLL	Cycle to cycle Jitter	System Glock		400		ps
	(peak to peak)			400		

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ System clock = IRC8M = 8 MHz, PLL clock source = IRC8M/2 = 4 MHz, f_{PLLOUT} = 180 MHz.

⁽⁴⁾ Value given with main PLL running.



Table 4-20. PLL1 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} (1)	PLL input clock frequency	_	2	_	16	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	16	_	100	MHz
fyco ⁽²⁾	PLL VCO output clock		32		180	MHz
IVCO(=)	frequency	_	32		100	IVITZ
t _{LOCK} (2)	PLL lock time	_	_	_	300	μs
I _{DDA} ⁽¹⁾	Current consumption on V _{DDA}	VCO freq = 180 MHz	_	400	_	μΑ
I _{DD} ⁽¹⁾	Current consumption on V _{DD}	VCO freq = 180 MHz	_	250	_	μΑ
Jitter _{PLL} ⁽¹⁾	Cycle to cycle Jitter	_	_	40	_	ps

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-21. PLL2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} (1)	PLL input clock frequency	_	2	_	16	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	16	_	200	MHz
f _{VCO} (2)	PLL VCO output clock		32		360	MHz
IVCO(-)	frequency	_	32	_	300	IVITZ
tLOCK ⁽²⁾	PLL lock time	_	_	_	300	μs
I _{DDA} ⁽¹⁾	Current consumption on V _{DDA}	VCO freq = 360 MHz	_	700	_	μΑ
I _{DD} ⁽¹⁾	Current consumption on V _{DD}	VCO freq = 360 MHz		500	_	μA
Jitter _{PLL} ⁽¹⁾	Cycle to cycle Jitter	_	_	40	_	ps

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-22. PLLUSB characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	1	4	_	30	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	_	480	_	MHz
tLOCK ⁽²⁾	PLL lock time	_	_	100	150	μs
	Cycle to cycle Jitter		_	40	_	
Jitter _{PLL} (2)	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{mod}	Modulation frequency			_	10	KHz
mdamp	Peak modulation amplitude		_	_	2	%
MODCNT*					2 ¹⁵ -1	
MODSTEP	_	_			210-1	

⁽¹⁾ Guaranteed by design, not tested in production.



Equation 1:

SSCG configuration equation:

 $MODCNT = round(f_{PLLIN}/4/f_{mod})$

MODSTEP = round(mdamp*PLLN*2¹⁵/(MODCNT*100))

The formula above (*Equation 1*) is SSCG configuration equation.

4.10. Memory characteristics

Table 4-24. Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	10	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	_	10	_	_	years
tprog	Word programming time	T _A = -40 °C ~ +85 °C	_	37.5	_	μs
terase	Page erase time	T _A = -40 °C ~ +85 °C	_	11	_	ms
tmerase	Mass erase time	T _A = -40 °C ~ +85 °C	_	12	_	S

⁽¹⁾ Based on characterization, not tested in production.

4.11. NRST pin characteristics

Table 4-25. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		_	_	$0.35\ V_{DD}$	V	
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 1.71 \text{ V}$	$0.65\;V_{DD}$	_	1	V	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	120	_	mV	
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		_	_	$0.35\ V_{DD}$	V	
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	$0.65\;V_{DD}$	_	1	V	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis			180	ı	mV	
VIL(NRST) ⁽¹⁾	NRST Input low level voltage		_	_	0.35 V _{DD}	V	
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.63 \text{ V}$	$0.65\ V_{DD}$	_	_	V	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	200		mV	
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40	_	kΩ	

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.






Figure 4-4. Recommended external NRST pin circuit

4.12. **GPIO** characteristics

Table 4-26. I/O port DC characteristics (1)(3)

Symbol	Paramete	er	Conditions	Min	Тур	Max	Unit	
V _{IL}	Standard IO Low	level input	$1.71 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63$			0.35 V _{DD}	V	
	voltage		V		_			
	5V-tolerant IO Low level		$1.71 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63$	_	_	0.35 V _{DD}	V	
	input voltage		V					
Vін	Standard IO Low level input		$1.71 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63$	0.65	0.65	_	V	
	voltage		V	V_{DD}	_			
	5V-tolerant IO Low level		$1.71 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63$	0.65			.,	
	input volta	ge	V	V_{DD}	_	_	V	
Vol	Low level outpu	t voltage	V _{DD} = 1.71V	_	_	0.19		
	for an IO Pin		V _{DD} = 3.3 V	_	_	0.12	V	
	(I _{IO} = +8 m	nA)	V _{DD} = 3.63V	_	_	0.11	.11	
V _{OL}	Low level outpu	t voltage	V _{DD} = 1.71V	_	_	0.61		
	for an IO Pin		V _{DD} = 3.3 V	_	_	0.3	V	
	(I _{IO} = +20 mA)		V _{DD} = 3.63V	_	_	0.29		
Vон	High level output voltage		V _{DD} = 1.71V	1.48	_	_	V	
	for an IO Pin		V _{DD} = 3.3 V	3.17	_	_		
	(I _{IO} = +8 mA)		V _{DD} = 3.63V	3.47	_	_		
Vон	High level output voltage		V _{DD} = 1.71V	_	_	_	V	
	for an IO Pin		V _{DD} = 3.3 V	2.96	_	_		
	(I _{IO} = +20 mA)		$V_{DD} = 3.63V$	3.26	_	_		
R _{PU} ⁽²⁾	Internal pull-up	All pins	_	_	40	_	1.0	
	resistor	PA10	_	_	10	_	kΩ	
R _{PD} ⁽²⁾	Internal pull-	All pins	_	_	40	_	kΩ	
	down resistor	PA10	_	_	10	_		




- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-27. I/O port AC characteristics (1)(2)

GPIOx_MDy[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDIOV CTL - MDv[4:0] 40	Maximum	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$	4	
GPIOx_CTL->MDy[1:0]=10 (IO_Speed = 2MHz)	frequency ⁽⁴⁾	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	3	MHz
(10_opeeu = zivii iz)	rrequericy	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$	2	
GPIOx_CTL->MDy[1:0] = 01	Maximum	1.8 ≤ V _{DD} ≤ 3.63 V, C _L = 10 pF	60	
(IO_Speed = 10MHz)	frequency ⁽⁴⁾	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	30	MHz
(10_Speed = 10Mi112)	rrequericy	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$	12	
GPIOx_CTL->MDy[1:0]=11	Maximum	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$	100	
(IO_Speed = 50MHz)	frequency ⁽⁴⁾	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	80	MHz
(10_opeca = 3000112)	requeriey	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$	60	
GPIOx_CTL->MDy[1:0]=11 and	Maximum	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$	120	
GPIOx_SPDy=1	frequency ⁽⁴⁾	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	100	MHz
(IO_Speed = MAX)	inequency.	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$	80	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3) The I/O speed is configured using the GPIOx_CTL -> MDy[1:0] bits. Refer to the GD32E50x user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in <u>Figure 4-5. I/O port AC characteristics definition</u>, and maximum frequency cannot exceed 180 MHz.

Figure 4-5. I/O port AC characteristics definition



4.13. Temperature sensor characteristics

Table 4-28. Temperature sensor characteristics (1)

Symbol	Symbol Parameter		Тур	Max	Unit
T∟	VSENSE linearity with temperature	_	±1.5	_	°C
Avg_Slope	Average slope	_	4.1	_	mV/°C
V ₂₅	Voltage at 25 °C	_	1.45	_	V



ts_temp ⁽²⁾	ADC sampling time when reading the temperature	1	17.1		μs	l
------------------------	--	---	------	--	----	---

- (1) Based on characterization, not tested in production.
- (2) Shortest sampling time can be determined in the application by multiple iterations.

4.14. ADC characteristics

Table 4-29. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	1.71	3.3	3.63	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V_{REF+}	V
V _{REF+} ⁽²⁾	Positive Reference Voltage	_	1.71	_	V_{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	_	_	V _{SSA}		٧
£ (1)	ADO alsala	V _{DDA} = 1.71 V to 2.4 V	0.1	_	14	MHz
f _{ADC} ⁽¹⁾	ADC clock	V _{DDA} = 2.4 V to 3.63 V	0.1	_	35	MHz
		12-bit	0.007	_	2.5	
fs ⁽¹⁾	Commingues	10-bit	0.008	_	2.92	MSP
IS('')	Sampling rate	8-bit	0.01	_	3.5	S
		6-bit	0.013	_	4.38	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 2 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See <u>Equation 2</u>	_	_	175.8	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	_	0.5	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_	_	4	pF
t _{CAL} ⁽²⁾	Calibration time	$f_{ADC} = 35 \text{ MHz}$	_	15.94		μs
ts ⁽²⁾	Sampling time	f _{ADC} = 35 MHz	0.043	_	6.84	μs
	Total assurancian	12-bit	_	14		
tconv ⁽²⁾	Total conversion time(including sampling	10-bit		12		1/
ICONV-7	time(including sampling time)	8-bit		10	_	fadc
	unie)	6-bit		8	_	
tsu ⁽²⁾	Startup time			_	1	μs

⁽¹⁾ Based on characterization, not tested in production.

Equation 2:

$$R_{AIN} \ max \ formula \ R_{AIN} \! < \! \frac{T_s}{f_{ADC}{}^*C_{ADC}{}^*ln (2^{N+2})} \! - \! R_{ADC}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-30. ADC R_{AIN} max for $f_{ADC} = 35$ MHz

T _s (cycles)	t _s (µs)	R _{AIN max} (kΩ)
1.5	0.043	0.6

⁽²⁾ Guaranteed by design, not tested in production.

GD32E507xx Datasheet

T _s (cycles)	ts (µs)	R _{AIN max} (kΩ)
7.5	0.21	5.0
13.5	0.39	9.4
28.5	0.81	20.5
41.5	1.19	30.0
55.5	1.59	40.0
71.5	2.04	52.0
239.5	6.84	175.8

Table 4-31. ADC dynamic accuracy at f_{ADC} = 14 MHz V_{DDA} = 1.8 V $^{(1)}$

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
ENOB	Effective number of bits		Single ended	10.4	10.8	_	bits
ENOB	Effective number of bits	£ 44.841.1-	Differential	10.9	11.3	_	DILS
CNIDD	Signal-to-noise and	$f_{ADC} = 14 \text{ MHz}$	Single ended	64.4	66.8	_	
SNDR	distortion ratio	$V_{DDA} = V_{REF+} = 1.8 \text{ V}$	Differential	67.5	69.9	_	
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	Single ended	64.5	66.9	_	dB
SINK	Signal-to-noise ratio	Temperature = 25°C	Differential	67.6	70.2	_	иь
THD	Total harmonic	Temperature = 25 C	Single ended	_	-81	-78	
וחט	distortion		Differential	_	-82	-79	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-32. ADC dynamic accuracy at f_{ADC} = 35 MHz V_{DDA} = 3.3 V $^{(1)}$

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
ENOB	Effective number of bits		Single ended	10.7	11.1	_	bits
ENOB	Effective number of bits	(05.1411	Differential	11	11.4	_	DILS
SNDR	Signal-to-noise and	$f_{ADC} = 35 \text{ MHz}$	Single ended	66.2	68.6	_	
SINDR	distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	Differential	68.2	70.6	_	
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	Single ended	66	68.8	_	dB
SINK	Signal-to-noise ratio	Temperature = 25°C	Differential	68	71		иь
THD	Total harmonic	Temperature = 25 C	Single ended		-82	-78	
טחו	distortion		Differential		-83	-79	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-33. ADC dynamic accuracy at f_{ADC} = 35 MHz V_{DDA} = 2.4 V $^{(1)}$

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
ENOB	Effective number of bits		Single ended	10.6	11	_	bits
ENOB	Ellective number of bits		Differential	11	11.4	_	טונס
CNIDD	Signal-to-noise and	$f_{ADC} = 35 \text{ MHz}$	Single ended	66	68.3	_	
SNDR	distortion ratio	V _{DDA} = V _{REF+} =2.4 V	Differential	68	70.4	_	
SNR	Cignal to naine ratio	Input Frequency = 20 kHz	Single ended	65	68.5	_	dB
SINK	Signal-to-noise ratio	Temperature = 25°C	Differential	67	70.8	_	иь
THD	Total harmonic	Temperature = 25 C	Single ended	_	-82	-78	
טחו	distortion		Differential	_	-83	-79	

⁽¹⁾ Based on characterization, not tested in production.



Table 4-34. ADC static accuracy at f_{ADC} = 14 MHz V_{DDA} = 1.8 $V^{(1)}$

Symbol	Parameter	Test condi	tions	Тур	Max	Unit
Offset	Official organ		Single ended	±0.5	±1	
Oliset	Offset error	£ 44 MUL	Differential	±0.5	±1	
DNII	Differential linearity	$f_{ADC} = 14 \text{ MHz}$ $V_{DDA} = V_{REF+} = 1.8 \text{ V}$	Single ended	±0.5	±1	LCD
DNL	error	Temperature = 25°C	Differential	±0.6	±1	LSB
INII	Integral linearity error	Temperature = 25 C	Single ended	±0.6	±1	
INL	Integral linearity error		Differential	±0.8	±1.5	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-35. ADC static accuracy at f_{ADC} = 35 MHz V_{DDA} = 3.3 V ⁽¹⁾

Symbol	Parameter	Test condi	tions	Тур	Max	Unit
Offset	Offset error		Single ended	±0.5	±1	
Oliset	Oliset elloi	4 25 MH-	Differential	±0.5	±1	
DNL	Differential linearity	$f_{ADC} = 35 \text{ MHz}$ $V_{DDA} = V_{REF+} = 3.3 \text{ V}$	Single ended	±0.5	±0.8	LSB
DINL	error	Temperature = 25°C	Differential	±0.7	±1	LSB
INL	Integral linearity error	remperature = 25 C	Single ended	±0.7	±1	
IINL	Integral linearity error		Differential	±0.9	±1.5	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-36. ADC static accuracy at f_{ADC} = 35 MHz V_{DDA} = 2.4 V $^{(1)}$

Symbol	Parameter	Test condi	tions	Тур	Max	Unit
Offset	Official arror		Single ended	±0.5	±1	
Oliset	Offset error	f 05 MH-	Differential	±0.5	±1	
DNII	Differential linearity	$f_{ADC} = 35 \text{ MHz}$	Single ended	±0.5	±0.8	LCD
DNL	error	$V_{DDA} = V_{REF+} = 2.4 \text{ V}$	Differential	±0.6	±1	LSB
INII	late and line quity annou	Temperature = 25°C	Single ended	±0.6	±1	
INL	Integral linearity error		Differential	±0.8	±1.5	

⁽¹⁾ Based on characterization, not tested in production.



4.15. DAC characteristics

Table 4-37. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Conditions				
V _{DDA} ⁽¹⁾	Operating voltage	_	1.8	3.3	3.63	V
$V_{REF+}^{(2)}$	Positive Reference	_	1.8		V_{DDA}	V
	Voltage					
V _{REF-} (2)	Negative Reference	_	_	Vssa	_	V
	Voltage	5 1 1 1 1 1 1				
R _{LOAD} ⁽²⁾	Load resistance	Resistive load with	5	_	_	kΩ
		buffer ON				
Ro ⁽²⁾	Impedance output with	_	_	_	15	kΩ
	buffer OFF					
C _{LOAD} ⁽²⁾	Load capacitance	No pin/pad capacitance included		_	50	pF
DAC_OUT	Lower DAC_OUT voltage	_	0.2	_		V
min ⁽²⁾	with buffer ON					-
DAC_OUT	Higher DAC_OUT voltage	_	_		VDDA	V
max ⁽²⁾	with buffer ON				-0.2	·
DAC_OUT	Lower DAC_OUT voltage	_		0.5		mV
min ⁽²⁾	with buffer OFF	_		0.5		111 V
DAC_OUT	Higher DAC_OUT voltage	_			VDDA	V
max ⁽²⁾	with buffer OFF	_			-1LSB	V
		With no load, middle code(0x800)		400		uA
I _{DDA} ⁽¹⁾	DAC current consumption	on the input, V _{REF+} = 3.63 V		400		uA
IDDA' '	in quiescent mode	With no load, worst code(0xF1C)		450		uA
		on the input, $V_{REF+} = 3.63 \text{ V}$		450		uA
		With no load, middle code(0x800)	400			
I _{DDVREF+} (1)	DAC current consumption	on the input, $V_{REF+} = 3.63 \text{ V}$		100		uA
IDDVREF+\''	in quiescent mode	With no load, worst code(0xF1C)		150		
		on the input, $V_{REF+} = 3.63 \text{ V}$		150		uA
DNL ⁽¹⁾	Differential non-linearity	DAC in 12-bit mode			. 0	I CD
DINL	error	DAC IN 12-bit mode	_	_	±2	LSB
INL ⁽¹⁾	Integral non-linearity	DAC in 12-bit mode	_	_	±4	LSB
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode	_	_	10	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	_	_	0.5	%
T _{setting} ⁽¹⁾	Settling time	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ		_	0.5	μs
T _{wakeup} (2)	Wakeup from off state	_	_	_	5	μs
	Max frequency for a					
Update	correct DAC_OUT			. _	_	
rate ⁽²⁾	change from code i to	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$ —	_		4	MS/s
	i±1LSBs					
PSRR ⁽²⁾	Power supply rejection	_	55	80	_	dB
L	·· , ,			1		



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	ratio					
	(to V _{DDA})					

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

4.16. Comparators characteristics

Table 4-38. CMP characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tsu	Setup Time	_	_	5.5	_	μs
Vos	Offset Voltage	_	_	2	_	mV
4_	Description delect	V _{SETP} = 200 mV	_	24	_	20
t⊳	Propagation delay	Full Range	_	30	_	ns
I _{VDD}	Current consumption	_	_	360	_	μΑ
ILEAK	Leakage Current	_	_	1	_	nA

⁽¹⁾ Guaranteed by design, not tested in production.

4.17. Trigonometric Math Unit (TMU) characteristics

The TMU unit has 9 different operation modes.

Table 4-39. TMU supported instructions characteristics (1)

Mode Number	Operation	Cycles
0	R0 =x * 2π	4
1	$R0 = x/2\pi$	4
2	2 R0 = \sqrt{x}	
3	R0 =sin (x)	7
4	R0 = cos(x)	7
5	$R0 = \arctan(x)$	7
6	R0 = Ratio of X & Y, R1 = Quadrant	7
6	value (0.0, ±0.25, ±0.5)	,
7 R0 = x/y		7
8	$R0 = \sqrt{x^2 + y^2}$	7

⁽¹⁾ Guaranteed by design, not tested in production.




4.18. I2C characteristics

Table 4-40. I2C characteristics (1)(2)(3)

Symbol	Parameter	Condition	Standard	d mode	Fast mode		Fast mode plus		Unit
		3	Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time		4.0	_	0.6		0.2		μs
tscl(L)	SCL clock low time	_	4.7	_	1.3	_	0.5	-	μs
t _{su(SDA)}	SDA setup time	_	2	_	0.8		0.1	1	ns
th(SDA)	SDA data hold time	_	0		0		0	I	ns
tr(SDA/SCL)	SDA and SCL rise time		ı	1000	20	300		120	ns
t _f (SDA/SCL)	SDA and SCL fall time	_	l	300	3	300	3	120	ns
t _{h(STA)}	Start condition hold time		4.0		0.6	_	0.26		μs
t _{s(STA)}	Repeated Start condition setup time		ı		ı	_			ı
t _{s(STO)}	Stop condition setup time		1			_			
t _{buff}	Stop to Start condition time (bus free)	_	_	_	_	_	_	_	_

- (1) Guaranteed by design, not tested in production.
- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz, To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-6. I2C bus timing diagram





4.19. SPI characteristics

Table 4-41. Standard SPI characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
fsck	SCK clock frequency	_		_	22.5	MHz		
t _{SCK(H)}	SCK clock high time	Master mode, f _{PCLKx} = 90 MHz, presc = 4		22.2	_	ns		
tsck(L)	SCK clock low time	Master mode, $f_{PCLKx} = 90 \text{ MHz}$, presc = 4	l	22.2	_	ns		
	SPI master mode							
t∨(MO)	Data output valid time	_	l	_	10	ns		
t _{SU(MI)}	Data input setup time	_	1	_	_	ns		
t _{H(MI)}	Data input hold time	_	0	_	_	ns		
		SPI slave mode						
tsu(NSS)	NSS enable setup time	_	0	_	_	ns		
t _{H(NSS)}	NSS enable hold time	_	1	_	_	ns		
t _{A(SO)}	Data output access time	_		10	_	ns		
t _{DIS(SO)}	Data output disable time	_	_	11	_	ns		
t _{V(SO)}	Data output valid time	_		11	_	ns		
t _{SU(SI)}	Data input setup time	_	0	_	_	ns		
t _{H(SI)}	Data input hold time	_	1	_	_	ns		

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-7. SPI timing diagram - master mode







Figure 4-8. SPI timing diagram - slave mode





4.20. I2S characteristics

Table 4-42. I2S characteristics (1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 32 bits,		6.21		
fcĸ	Clock frequency	Audio frequency = 96 kHz)	_	0.21	_	MHz
		Slave mode	_	_	12.5	
tн	Clock high time		_	81	_	ns
t∟	Clock low time	_	_	81	_	ns
tv(ws)	WS valid time	Master mode	_	3	_	ns
t _{H(WS)}	WS hold time	Master mode	_	3	_	ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	WS hold time Slave mode		_	_	ns
D	I2S slave input clock duty	Olava va ada		50		0/
Ducy(sck)	cycle	Slave mode	_	50		%
t _{SU(SD_MR)}	Data input setup time	Data input setup time Master mode		_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
th(SD_MR)	Data input hald time	Master receiver	0	_	_	ns
t _{H(SD_SR)}	Data input hold time	Slave receiver	1	_	_	ns
	Data autout valid time	Slave transmitter			40	
t _{v(SD_ST)}	Data output valid time	(after enable edge)	_		10	ns
	Data autout hald time	Slave transmitter	2			
th(SD_ST)	Data output hold time	(after enable edge)	3		_	ns
+	Data autaut valid tima	Master transmitter			10	20
t _{v(SD_MT)}	Data output valid time	(after enable edge)			10	ns
turos em	Data output hold time	Master transmitter	0	_		
th(SD_MT)	Data output hold time	(after enable edge)	U		_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production



Figure 4-9. I2S timing diagram - master mode





Figure 4-10. I2S timing diagram - slave mode





4.21. USART characteristics

Table 4-43. USART characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f _{PCLKx} = 180 MHz	_	_	90	MHz
tsck(H)	SCK clock high time	f _{PCLKx} = 180 MHz	5	_	_	ns
tsck(L)	SCK clock low time	f _{PCLKx} = 180 MHz	5	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.22. CAN characteristics

Refer to <u>Table 4-26. I/O port DC characteristics</u> (1) for more details on the input/output alternate function characteristics (CANTX and CANRX).



4.23. USBHS characteristics

Table 4-44. USBHS DC electrical characteristics

Sym	bol	Parameter	Conditions	Min	Тур	Max	Unit
VDD	(2)	USB operating voltage	_	3	_	3.63	V
		LS/FS FUNCT	IONALITY				
	V _{DIFS}	Differential input sensitivity(FS/LS)	_	0.2	_	_	
Input	Vcmfs	Differential common mode range(FS/LS)	Includes V _{DI} range	0.8	_	2.5	
(1)	VILSE	Single ended receiver low level input voltage (FS/LS)	_		_	0.8	V
	VIHSE	Single ended receiver high level input voltage (FS/LS)	_	2.0	_		
Output Volf		Static output level low(FS/LS)	R _L of 1.0 kΩ to 3.63 V		_	0.3	V
levels (2)	Vohfs	Static output level high(FS/LS)	R _L of 15 kΩ to V _{SS}	2.8	3.3	3.63	V
R _{PD}	(2)	PA11, PA12(USBHS_DM/DP)		17	21	25	
KPD	(=)	PA9(USBHS_VBUS)	$V_{IN} = V_{DD}$	0.72	0.9	1.1	kΩ
R _{PU}	(2)	PA11, PA12(USBHS_DM/DP)	V _{IN} = V _{SS}	1.2	1.5	1.8	N22
IXPU	. ,	PA9(USBHS_VBUS)	V IN - V 55	0.24	0.3	0.33	
Z _{HSDF}	RV ⁽¹⁾	Driver Output Impedance	Steady state drive	40.5	45	49.5	Ω
		HS FUNCTIO	DNALITY				
	V_{DIHS}	Differential input sensitivity(HS)	_	0.1	_	_	V
Input levels ⁽¹⁾	VcmHs	Differential common mode range(HS)	_	-50		500	mV
ieveis	V _{HSSQ}	HS Squelch Detection Threshold	_	100	_	150	mV
	VHSDSC	HS Disconnect Threshold	_	525	_	625	mV
Output	Volhs	High speed low level output voltage	45Ω load	-10	_	10	mV
levels ⁽¹⁾	V _{OHHS}	High speed high level output voltage	45Ω load	360	400	440	mV

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-45. USBHS dynamic characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{FR}	Rise time(FS/LS)	CL = 50 pF	4	5	20	ns
T _{HSR}	Differential Rise Time(HS)	_	500	600	_	ps
T _{FF}	Fall time(FS/LS)	CL = 50 pF	4	5	20	ns
T _{HSF}	Differential Fall Time(HS)	_	500	600	_	ps
trfM	Rise/ fall time matching(FS/LS)	t _R / t _F	90	_	110	%
Vcrs	Output signal crossover		1.3		2.0	V
	voltage(FS/LS)	_	1.3	_	2.0	V

⁽²⁾ Based on characterization, not tested in production.



(1) Guaranteed by design, not tested in production.

Table 4-46. USBHS Charger Detection characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDAT_SRC	Data Source Voltage	_	0.5	_	0.7	V
I _{DP_SRC}	Data Connect Current	_	7	_	13	uA
V _{DAT_REF}	Data Detect Voltage	_	0.25	_	0.4	V

(1) Guaranteed by design, not tested in production.

Table 4-47. USBHS clock timing parameters (1)

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	USBHS operating voltage		l	3.63	٧
f _{HCLK} value to guarantee proper operation of USBHS interface		30	_	_	MHz
F _{START_8BIT}	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz
F _{STEADY}	Frequency (steady state) ±500 ppm	59.97	60	60.63	MHz
D _{START_8BIT}	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%
D _{STEADY}	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-48. USB-ULPI Dynamic characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time	_	_	2	ns
t _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	_	_	ns
tsp	Data in setup time	_	_	2	ns
t _{HD}	Data in hold time	0	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-11. USBFS timings: definition of data signal rise and fall time





4.24. EXMC characteristics

Table 4-49. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	27	29	ns
tv(NOE_NE)	EXMC_NEx low to EXMC_NOE low	0	_	ns
tw(NOE)	EXMC_NOE low time	27	29	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	1	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	21.4	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	21.4	_	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	1	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	ı	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0		ns
t _{w(NADV)}	EXMC_NADV low time	4.6	6.6	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-50. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	15.8	17.8	ns
t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	4.6	_	ns
t _{w(NWE)}	EXMC_NWE low time	4.6	6.6	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	4.6	6.6	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4.6	6.6	ns
4--	EXMC_AD(address) valid hold time after	10.2		20
th(AD_NADV)	EXMC_NADV high	10.2	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	4.6	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	4.6	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	15.8	17.8	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	4.6	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	4.6	6.6	ns

⁽¹⁾ $C_L = 30 pF$.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: $f_{HCLK} = 180 \text{ MHz}$, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



Table 4-51. Asynchronous multiplexed PSRAM/NOR read timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	38.2 40.2		ns
tv(NOE_NE)	EXMC_NEx low to EXMC_NOE low	15.8	_	ns
tw(NOE)	EXMC_NOE low time	21.4	23.4	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
th(BL_NOE)	EXMC_BL hold time after EXMC_NOE high	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	22.4	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	22.4	_	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	_	ns
th(DATA_NE)	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4.6	6.6	ns
T _{h(AD_NADV)}	EXMC_AD(adress) valid hold time after EXMC_NADV high	4.6	6.6	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-52. Asynchronous multiplexed PSRAM/NOR write timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	27	29	ns
tv(nwe_ne)	EXMC_NEx low to EXMC_NWE low	7.3	_	ns
t _{w(NWE)}	EXMC_NWE low time	15.8	17.8	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	4.6	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
tw(NADV)	EXMC_NADV low time	4.6	6.6	ns
t	EXMC_AD(address) valid hold time after	4.6		ns
t _{h(AD_NADV)}	EXMC_NADV high	4.0		115
th(A_NWE)	Address hold time after EXMC_NWE high	4.6	ı	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	4.6	ı	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0		ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	4.6 —		ns
th(DATA_NWE)	Data hold time after EXMC_NWE high	4.6	-	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-53. Synchronous multiplexed PSRAM/NOR read timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
$t_{\text{w(CLK)}}$	EXMC_CLK period	22.4	_	ns

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: $f_{HCLK} = 180 \text{ MHz}$, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



GD32E507xx Datasheet

Symbol	Parameter	Min	Max	Unit
td(CLKL-NExL)	EXMC_CLK low to EXMC_NEx low	0	ı	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.2	_	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.2	_	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
td(CLKH-NOEH)	EXMC_CLK high to EXMC_NOE high	10.2	_	ns
t _d (CLKL-ADV)	EXMC_CLK low to EXMC_AD valid	0	_	ns
td(CLKL-ADIV)	EXMC_CLK low to EXMC_AD invalid	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-54. Synchronous multiplexed PSRAM write timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
tw(CLK)	EXMC_CLK period	22.4	_	ns
t _d (CLKL-NExL)	EXMC_CLK low to EXMC_NEx low	0	_	ns
td(CLKH-NExH)	EXMC_CLK high to EXMC_NEx high	10.2	_	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	_	ns
td(CLKL-AV)	EXMC_CLK low to EXMC_Ax valid	0	_	ns
td(CLKH-AIV)	EXMC_CLK high to EXMC_Ax invalid	10.2	_	ns
td(CLKL-NWEL)	EXMC_CLK low to EXMC_NWE low	0	_	ns
t _d (CLKH-NWEH)	EXMC_CLK high to EXMC_NWE high	10.2	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
th(CLKL-NBLH)	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



Table 4-55. Synchronous non-multiplexed PSRAM/NOR read timings (1)(2)(3)

Symbol	Parameter	Parameter Min		Unit	
tw(CLK)	EXMC_CLK period	22.4	_	ns	
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low 0 —		_	ns	
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.2	_	ns	
t _d (CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns	
t _d (CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	_	ns	
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns	
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.2	_	ns	
td(CLKL-NOEL)	EXMC_CLK low to EXMC_NOE low	0	_	ns	
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	10.2	_	ns	

⁽¹⁾ $C_L = 30 pF$.

Table 4-56. Synchronous non-multiplexed PSRAM write timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
tw(CLK)	EXMC_CLK period	22.4	ı	ns
td(CLKL-NExL)	EXMC_CLK low to EXMC_NEx low	0	1	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.2	1	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	1	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	1	ns
td(CLKL-AV)	EXMC_CLK low to EXMC_Ax valid	0	1	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.2		ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	1	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	10.2	_	ns
td(CLKL-DATA)	EXMC_A/D valid data after EXMC_CLK low	0		ns
th(CLKL-NBLH)	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: HCLK=180 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: HCLK = 180 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



4.25. Serial/Quad Parallel Interface (SQPI) characteristics

Table 4-57.SQPI characteristics

Symbol	Parameter	Min	Тур	Max	Unit
tclk ⁽²⁾	CLK period		_	_	ns
t _{CD} ⁽²⁾	CLK high level duty for even clock divided	45	50	55	%
ICD(=/	CLK high level duty for odd clock divided	45	_	71	70
t _{KHKL} (3)	CLK rise or fall time	_	_		ns
t _{CPH} ⁽²⁾	CE# high between subsequent burst operations	22.2	_	_	ns
t _{CEM} ⁽²⁾	CE# low pulse width	88.8	_	_	ns
t _{CSP} ⁽²⁾	CE# setup time to CLK rising edge	5.5	_	177.7	ns
t _{CHD} ⁽²⁾	CE# hold time from CLK rising edge	5.5	_	177.7	ns
t _{SP} ⁽²⁾	Setup time to active CLK edge	5.5	_	177.7	ns
t _{HD} ⁽²⁾	Hold time from active CLK edge	5.5	_	177.7	ns
t _{HZ} (2)	CE# rise to data output high-Z	_	0	_	ns
t _{ACLK} (2)	CLK fall to data output valid delay	_	0	_	ns
t _{KOH} ⁽²⁾	Data hold time from CLK falling edge	_	0	_	ns

⁽¹⁾ Based on characterization, not tested in production.

4.26. Super High-Resolution Timer (SHRTIMER) characteristics

Table 4-58. SHRTIMER characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _A	Timer ambient temperature range	fshrtimer = 180 MHz	-40	ı	85	°C
f SHRTIMER	SHRTIMER input clock for	Under T _A conditions	_	180	_	MHz
tshrtimer	DLL	Officer TACOHOLIOUS	_	5.56	_	ns
$t_{\text{res}(\text{SHRTIMER})}$	Timer resolution time	fshrtimer = 180 MHz	_	86.8	_	ps
RES _{SHRTIME}	Timer resolution		_	_	16	bit
t	Dead time generator clock	_	1/64	_	16	tshrtimer
t DTG	period	f _{SHRTIMER} = 180 MHz	0.0868	_	88.89	ns
 	Dead time range (absolute		_		2^16-1	t _{DTG}
t _{DTR} / t _{DTF}	value)	fshrtimer = 180 MHz	_	_	5825.41	μs
4	Chopper stage clock	_	1/256	_	1/16	f _{SHRTIMER}
fchpfrq	frequency	f _{SHRTIMER} = 180 MHz	0.703	_	11.25	MHz
t	Channer first pulse length		16		256	tshrtimer
t 1STPW	Chopper first pulse length	fshrtimer = 180 MHz	0.089	_	1.42	μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Output driven mode is 50 MHz.

⁽⁴⁾ This is designed minimal period. The operating minimal clock period is 22.2 ns(45 MHz = 180 MHz/4).



Table 4-59. SHRTIMER output response to fault protection (1)

Symbol	Parameter	Conditions		Тур	Max	Unit
t _{LAT(DF)}	Digital fault response latency	Propagation delay from SHRTIMER_FLTx digital input to SHRTIMER_STxCHy output pin			25	
tw(FLT)	Minimum fault pulse width	_		_		ns
t _{LAT(AF)}	Analog fault response latency	Propagation delay from comparator CMPx_IPx input to SHRTIMER_STxCHy output pin	_	_	35	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-60. SHRTIMER output response to external 1 to 10(Synchronous mode (1))

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{PROP(SHRTI}	External event response latency in SHRTIMER	SHRTIMER internal propagation delay ⁽³⁾	5	5 —		tshrtimer ⁽²
tlat(deev)	Digital external event response latency	Propagation delay from SHRTIMER_EXEVx digital input to SHRTIMER_STxCHy output pin(30pF load)	_	_	48	
tw(FLT)	Minimum external event pulse width	_	11	_	_	ns
tlat(aeev)	Analog external event response latency	Propagation delay from comparator CMPx_IPx input pin to SHRTIMER_STxCHy output pin(30pF load)	_	_	60	
T _{JIT(EEV)}	External event response jitter	Jitter of the delay from SHRTIMER_EXEVx digital input or CMPx_IPx input pin to SHRTIMER_STxCHy output pin(30pF load)	_	_	1	tshrtimer ⁽²
T _{JIT(PW)}	Jitter on output pulse width in response to an external event	_	_	_	0	tshrtimer ⁽²

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ $t_{SHRTIMER} = 1 / f_{SHRTIMER}$ with $f_{SHRTIMER} = 180$ MHz depending on the clock controller configuration.

⁽³⁾ This parameter does not take into account latency introduced by GPIO or comparator.



Table 4-61. SHRTIMER synchronization input / output (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
4	Minimum pulse width on SYNCIN		2			tshrtimer ⁽²
tw(syncin)	inputs, including SHRTIMER_SCIN	_	2		_)
4	Response time to external				4	t _{SHRTIMER} (2
t _{LAT(DF)}	synchronization request	_	_	_	')
	Dulas width on CUDTIMED COOLE			10		tshrtimer ⁽²
t _{W(AF)}	Pulse width on SHRTIMER_SCOUT	_	_	16	_)
	output	f _{SHRTIMER} = 180 MHz	_	88.89	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.27. TIMER characteristics

Table 4-62. TIMER characteristics (1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time		1	_	t _{TIMERxCLK}
t _{res}	Timer resolution time	f _{TIMERXCLK} = 180 MHz	5.6	_	ns
fехт	Timer external clock	_	0	f _{TIMERxCLK} /2	MHz
IEXT	frequency	f _{TIMERxCLK} = 180 MHz	0	90	MHz
DEC	Timer recolution	TIMERx (except TIMER1)	_	16	b:t
RES Timer resolution		TIMER1	_	32	bit
	16-bit counter clock period	_	1	65536	tTIMERXCLK
	when internal clock is selected	ftimerxclk = 180 MHz	0.0056	364.1	μ6
tcounter	32-bit counter clock period	_	1	2 ³²	t _{TIMERxCLK}
	when internal clock is selected (only TIMER1)	ftimerxclk = 180 MHz	0.0056	23.86	S
	Maximum possible count	_	_	2 ¹⁶ x 2 ¹⁶	tTIMERXCLK
	(except TIMER1)	f _{TIMERxCLK} = 180 MHz	_	23.86	S
tmax_count	Maximum possible count	_		2 ¹⁶ x 2 ³²	t _{TIMERxCLK}
	(only TIMER1)	f _{TIMERxCLK} = 180 MHz	_	2 ¹⁶ x 23.86	s

⁽¹⁾ Guaranteed by design, not tested in production.



4.28. WDGT characteristics

Table 4-63. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit	
1/4	000	0.1	409.6		
1/8	001	0.2	819.2		
1/16	010	0.4	1638.4		
1/32	011	0.8	3276.8	ms	
1/64	100	1.6	6553.6		
1/128	101	3.2	13107.2		
1/256	110 or 111	6.4	26214.4		

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-64. WWDGT min-max timeout value at 90 MHz (f_{PCLK1}) ⁽¹⁾

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	45.5		2.91	
1/2	01	91.0		5.83	
1/4	10	182.0	μs	11.65	ms
1/8	11	364.1		23.30	

⁽¹⁾ Guaranteed by design, not tested in production.

4.29. Parameter condition

Unless otherwise specified, all values given for $V_{DD} = V_{DDA} = 3.3 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$.



5. Package information

5.1. LQFP144 package outline dimensions

Figure 5-1. LQFP144 package outline




Table 5-1. LQFP144 package dimensions


Symbol	Min	Тур	Max
A	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
D	21.80	22.0	22.20
D1	19.90	20.0	20.10
Е	21.80	22.0	22.20
E1	19.90	20.0	20.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	_	0.75
L1	_	1.0 REF	_
b	0.18		0.26
b1	0.17	0.20	0.23
е	_	0.50 BSC	_



(Original dimensions are in millimeters)

5.2. LQFP100 package outline dimensions

Figure 5-2. LQFP100 package outline






Table 5-2. LQFP100 package dimensions

Symbol	Min	Тур	Max	
А	_	-	1.60	
A1	0.05	_	0.15	
A2	1.35	1.40	1.45	
A3	0.59	0.64	0.69	
D	15.80	16.0	16.20	
D1	13.90	14.0	14.10	
E	15.80	16.0	16.20	
E1	13.90	14.0	14.10	
θ	0°	3.5°	7°	
С	0.13	_	0.17	
c1	0.12	0.13	0.14	
L	0.45	0.6	0.75	
L1	_	1.0 REF	_	
b	0.18	0.20	0.26	
b1	0.17	0.20	0.23	
eB	15.05	_	15.35	



Symbol	Min	Тур	Max
е	_	0.50 BSC	_

(Original dimensions are in millimeters)

5.3. LQFP64 package outline dimensions

Figure 5-3. LQFP64 package outline




Table 5-3. LQFP64 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
Е	11.80	12.00	12.20
E1	9.90	10.00	10.10
θ	0°	3.5°	7°
С	0.13	_	0.17
L	0.45	0.60	0.75
L1		1.00 REF	
b	0.17	0.20	0.27
е	_	0.50 BSC	_



Symbol	Min	Тур	Max
eB	11.25	_	11.45

(Original dimensions are in millimeters)

6. Ordering information

Table 6-1. Part ordering code for GD32E507xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32E507RCT6	256	LQFP64	Green	Industrial
GD32E30/RC10	256	LQFF04	Green	-40°C to +85°C
GD32E507RET6	512	LQFP64	Croon	Industrial
GD32E307RE10	312	LQFF04	Green	-40°C to +85°C
GD32E507VCT6	256	LQFP100	Green	Industrial
GD32E307VC10	256	LQFF100	Green	-40°C to +85°C
GD32E507VET6	512	LQFP100	Green	Industrial
GD32E307VE16	512	LQFP100	Green	-40°C to +85°C
GD32E507ZCT6	256	LQFP144	Green	Industrial
GD32E5072C16	256	LQFP144	Green	-40°C to +85°C
GD32E507ZET6	512	LQFP144	Green	Industrial
GD32E3072E16	512	LQFP144	Green	-40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Feb.28, 2020
1.1	Module information modification, refers to <u>Functional</u> <u>description</u> .	Aug.28, 2020
1.2	 Add deep-sleep 1 and deep-sleep 2 mode power consumption data into Table <u>Table 4-7. Power consumption characteristics (2)(3)(4)(5)</u>, and modify the LDO mode conditions. V_{SETUP} changed to V_{STEP} in chapter <u>Comparators characteristics</u>. Electrical characteristics table update, refers to <u>Electrical characteristics</u>. 	Dec.7, 2020
1.3	 Add CAN module related information. Modify I2C and SPI timing diagrams, refers to <u>Figure 4-6</u>. <u>I2C bus timing diagram</u>, <u>Figure 4-7</u>. <u>SPI timing diagram - master mode</u> and <u>Figure 4-8</u>. <u>SPI timing diagram - slave mode</u>. CAN module description modification, refers to <u>Controller area network (CAN)</u>. 	Mar.24, 2021



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2021 GigaDevice - All rights reserved