

A

A

B


B

C

C

D

D



PA4 is an AFIO, please refer to DCI Schematic for right config

**Company Name: GigaDevice**


**File Name: AD\_DA**

Revision: 1.0

Data: 2016-8

Author: wangzhan

PB8, PB9 are AFIOs, please refer to DCI schematic for right config



## CAN

**Company Name: GigaDevice**

**File Name: CAN**


Revision: 1.0

Data: 2016-8




Author: wangzhan

1 2 3 4

A




B



PB7	DCI I2C0 SDA
PB6	DCI I2C0 SCL
PG9	DCI VSYNC
PA6	DCI PIXCLK
PD3	DCI D5
PC11 R12	0Ω DCI D4
PC9 R16	0Ω DCI D3
PC8 R20	0Ω DCI D2
PC7	DCI D1
PC6	DCI D0

### DCI 8bit



OV2640

DCI\_8bit, TLI and SDRAM can be used at the same time

Company Name: GigaDevice

File Name: DCI

Revision: 1.0

Data: 2016-8

Author: wangzhan

1

2

3

4


A

A


## Ethernet

PG11~PG13~PG14 are AFIOs, please refer to SPI schematic for right config


Short JP17(1,2) for Ethernet function  
Short JP17(2,3) for SDRAM function




Short JP18(1,2) for Ethernet function  
Short JP18(2,3) for I2S function





PG11 RMII\_TX\_EN  
PG13 RMII\_RXD0  
PG14 RMII\_TXD1  
PC4 RMII\_RXD0  
PA7 RMII\_CRS\_DV  
PA2 RMII\_MDIO  
PA1 RMII\_REF\_CLK



RMII\_MDC  
RMII\_MDIO  
NRST



PA8\_MCO RMII\_REF\_CLK  
PA8 is an AFIO, refer to DCI schematic for right config



Company Name: GigaDevice

File Name: Ethernet

Revision: 1.0 | Data: 2016-8 | Author: wangzhan


A

A

PD14	EXMC D0
PD15	EXMC D1
PD0	EXMC D2
PD1	EXMC D3
PE7	EXMC D4
PE8	EXMC D5
PE9	EXMC D6
PE10	EXMC D7

PD11	EXMC A16
PD12	EXMC A17
PD7	EXMC NCE1
PD4	EXMC NOE
PD5	EXMC NWE
PD6	EXMC NWAIT

### Nand Flash



B

B

C

C

D

D

**Company Name: GigaDevice**

**File Name: EXMC**

**Revision: 1.0**

**Data: 2016-8**

**Author: wangzhan**




1

2




3

4

## Extension Pin



## KEY



**Company Name: GigaDevice**

**File Name: Extension**

**Revision: 1.0**

**Data: 2016-8**




**Author: wangzhan**

1

2

3

4



Company Name: GigaDevice


File Name: GDLink

Revision: 1.

Data: 2016-8

Author: XuFei

## I2C



**Company Name: GigaDevice**

**File Name: I2C**

Revision: 1.0

Data: 2016-8

Author: wangzhan


A

A

**I2S**

PCI is an AFIO, please refer to ETHNET Schematic for right config

PC1	I2S1 SD
Pi1	R43 0Ω I2S1 CK
Pi0	R44 0Ω I2S1 WS
PA6	R55 0Ω I2S1 MCK



Pi1 → LCD G6  
Pi1 → I2S1 CK

Pi0 → LCD G5  
Pi0 → I2S1 WS

PA6 → DCI PIXCLK  
PA6 → I2S1 MCK

C

B

C

D


**Company Name: GigaDevice**

**File Name: I2S**

Revision: 1.0

Data: 2016-8


Author: wangzhan



A


A

## POWER



B

B



**USB Power Supply selector**

C

C

**Company Name: GigaDevice**

**File Name: Power**

**Revision: 1.0**


**Data: 2016-8**

**Author: wangzhan**


D

A

A




PD2	SDIO_CMD
PC12	SDIO_CLK
PC8	SDIO_DAT0
PC9	SDIO_DAT1
PC10	SDIO_DAT2
PC11	SDIO_DAT3



B

B



C

C

D

D

**Company Name: GigaDevice**

**File Name: SDIO**

Revision: 1.0

Data: 2016-8

Author: wangzhan

## SDRAM

A


1

PF0	EXMC_A0
PF1	EXMC_A1
PF2	EXMC_A2
PF3	EXMC_A3
PF4	EXMC_A4
PF5	EXMC_A5
PF12	EXMC_A6
PF13	EXMC_A7
PF14	EXMC_A8
PF15	EXMC_A9
PG0	EXMC_A10
PG1	EXMC_A11
PG2	EXMC_A12

PD14	EXMC_D0
PD15	EXMC_D1
PD0	EXMC_D2
PD1	EXMC_D3
PE7	EXMC_D4
PE8	EXMC_D5
PE9	EXMC_D6
PE10	EXMC_D7
PE11	EXMC_D8
PE12	EXMC_D9
PE13	EXMC_D10
PE14	EXMC_D11
PE15	EXMC_D12
PD8	EXMC_D13
PD9	EXMC_D14
PD10	EXMC_D15

PC5 is AFIO, please refer to ETHNET schematic for right config

PE0	EXMC	NBL0
PE1	EXMC	NBL1
PCS	EXMC	SDCKE0
PG4	EXMC	BA0
PG5	EXMC	BA1
PG8	EXMC	SDCLK
PG15	EXMC	SDNCAS
PF11	EXMC	SDNRAS
PC2	EXMC	SDNE0
PH5	EXMC	SDNWE



Company Name: GigaDevice

## File Name: SDRAM

Revision: 1.

Data: 2016-8


Author: wangzhan

A


A

## Standard & Quad SPI Flash


Short JP12(1,2) for Ethnet function  
Short JP12(2,3) for SPI & TLI function





Short JP13(1,2) for Ethnet function  
Short JP13(2,3) for SPI function



Short JP20(1,2) for Ethnet function  
Short JP20(2,3) for SPI function



PG12 SPI5 MISO IO1  
PG10 SPI5\_WP IO2  
Pi8 SPIFlash CS



**Company Name: GigaDevice**

**File Name: SPI**

Revision: 1.0

Data: 2016-8

Author: wangzhan

PG10 PG11 PG12 are AFIO, please refer to SPI Schematic for right config

Pi3	LCD Touch PENIRQ
PF9	LCD SPI4 MOSI
PF8	LCD SPI4 MISO
PF7	LCD SPI4 SCK
PF6	LCD SPI4 NSS
PB15	LCD PWM BackLight
PH7	LCD Touch Busy


PH2	LCD R0
PH3	LCD R1
PH8	LCD R2
PH9	LCD R3
PH10	LCD R4
PH11	LCD R5
PH12	LCD R6
PG6	LCD R7

PE5	LCD G0
PE6	LCD G1
PH13	LCD G2
PH14	LCD G3
PH15	LCD G4
Pi0	LCD G5
Pi1	LCD G6
Pi2	LCD G7

PE4	LCD B0
PG12R117	0Ω LCD B1
PG10R118	0Ω LCD B2
IO3 R119	0Ω LCD B3
Pi4	LCD B4
Pi5	LCD B5
Pi6	LCD B6
Pi7	LCD B7

PG7	LCD CLK
Pi10	LCD HSYNC
Pi9	LCD VSYNC

## TLI



DCI\_8bit, TLI and SDRAM can be used at the same time

Company Name: GigaDevice

File Name: TLI

Revision: 1.0

Data: 2016-8

Author: wangzhan

A

A

B

B



C

C

D

D

## USART0



**Company Name: GigaDevice**

**File Name: USART**

**Revision: 1.0**

**Data: 2016-8**

**Author: wangzhan**

A

A

B

B


C

C

D

D

"VBUS\_FS\_5V control active HIGH " see USB\_HS schematic



**Company Name: GigaDevice**

**File Name: USB\_FS**


Revision: 1.1

Data: 2016-8

Author: wangzhan

A

## USB\_HS\_ULPI



Company Name: GigaDevice

File Name: USB\_HS

Revision: 2.0

Data: 2016-8

Author: wangzhan

