# GigaDevice Semiconductor Inc.

# GD32VF103 RISC-V 32-bit MCU

**Datasheet** 



# **Table of Contents**

Tak	ole c	of Contents	1
Lis	t of	Figures	4
Lis	t of	Tables	5
1.	Ge	neral description	7
2.		vice overview	
	.1.	Device information	
	.2.	Block diagram	
	.3.	Pinouts and pin assignment	
	.4.	Memory map	
2	.5.	Clock tree	18
2	.6.	Pin definitions	
	2.6.	· · · · · · · · · · · · · · · · · · ·	
	2.6.	F - F	
	2.6.	•	
	2.6.	4. GD32VF103Tx QFN36 pin definitions	34
3.	Fur	nctional description	37
3	.1.	System and memory architecture	37
3	.2.	On-chip memory	37
3	.3.	Clock, reset and supply management	37
3	.4.	Boot modes	38
3	.5.	Power saving modes	39
3	.6.	Analog to digital converter (ADC)	39
3	.7.	Digital to analog converter (DAC)	
3	.8.	DMA	
3	.9.	General-purpose inputs/outputs (GPIOs)	
3	.10.	Timers and PWM generation	
	.11.	Real time clock (RTC)	
	.12.	Inter-integrated circuit (I2C)	
	.13.	Serial peripheral interface (SPI)	
	.14.	Universal synchronous asynchronous receiver transmitter (USART)	
9	7.		



u	gubev	rice	GD32 VF 103 Dalashee
	3.15.	Inter-IC sound (I2S)	44
	3.16.	Universal serial bus full-speed (USBFS)	45
	3.17.	Controller area network (CAN)	45
	3.18.	External memory controller (EXMC)	45
	3.19.	Debug mode	45
	3.20.	Package and operation temperature	46
4	. Ele	ctrical characteristics	47
	4.1.	Absolute maximum ratings	47
	4.2.	Operating conditions characteristics	47
	4.3.	Power consumption	49
	4.4.	EMC characteristics	53
	4.5.	Power supply supervisor characteristics	54
	4.6.	Electrical sensitivity	55
	4.7.	External clock characteristics	55
	4.8.	Internal clock characteristics	57
	4.9.	PLL characteristics	58
	4.10.	Memory characteristics	59
	4.11.	NRST pin characteristics	59
	4.12.	GPIO characteristics	60
	4.13.	ADC characteristics	60
	4.14.	Temperature sensor characteristics	62
	4.15.	DAC characteristics	62
	4.16.	I2C characteristics	63
	4.17.	SPI characteristics	64
	4.18.	I2S characteristics	65
	4.19.	USART characteristics	67
	4.20.	CAN characteristics	67
	4.21.	USBFS characteristics	68
	4.22.	EXMC characteristics	68
	4.23.	TIMER characteristics	69
	4.24.	WDGT characteristics	70





aigubevice	GD32 VI 103 Dalasileel
4.25. Parameter conditions	70
5. Package information	71
5.1. LQFP100 package outline dimensions	71
5.2. LQFP64 package outline dimensions	73
5.3. LQFP48 package outline dimensions	74
5.4. QFN36 package outline dimensions	76
6. Ordering information	77
7. Revision History	78



# **List of Figures**

Figure 2-1. GD32VF103 block diagram	10
Figure 2-2. GD32VF103Vx LQFP100 pinouts	11
Figure 2-3. GD32VF103Rx LQFP64 pinouts	12
Figure 2-4. GD32VF103Cx LQFP48 pinouts	13
Figure 2-5. GD32VF103Tx QFN36 pinouts	13
Figure 2-6. GD32VF103 clock tree	18
Figure 4-1. Recommended power supply decoupling capacitors <sup>(1)(2)</sup>	48
Figure 4-2. Typical supply current consumption in Run mode	53
Figure 4-3. Typical supply current consumption in Sleep mode	53
Figure 4-4. Recommended external NRST pin circuit	59
Figure 4-5. I2C bus timing diagram	64
Figure 4-6. SPI timing diagram - master mode	65
Figure 4-7. SPI timing diagram - slave mode	65
Figure 4-8. I2S timing diagram - master mode	66
Figure 4-9. I2S timing diagram - slave mode	67
Figure 4-10. USBFS timings: definition of data signal rise and fall time	68
Figure 5-1. LQFP100 package outline	71
Figure 5-2. LQFP64 package outline	73
Figure 5-3. LQFP48 package outline	74
Figure 5-4. QFN36 package outline	76



# **List of Tables**

Table 2-1. GD32VF103 devices features and peripheral list (LQFP64, LQFP100)	8
Table 2-2. GD32VF103 devices features and peripheral list (QFN36, LQFP48)	9
Table 2-3. GD32VF103 memory map	14
Table 2-4. GD32VF103Vx LQFP100 pin definitions	19
Table 2-5. GD32VF103Rx LQFP64 pin definitions	26
Table 2-6. GD32VF103Cx LQFP48 pin definitions	30
Table 2-7. GD32VF103Tx QFN36 pin definitions	34
Table 4-1. Absolute maximum ratings <sup>(1)(4)</sup>	47
Table 4-2. DC operating conditions	47
Table 4-3. Clock frequency <sup>(1)</sup>	48
Table 4-4. Operating conditions at Power up/ Power down <sup>(1)</sup>	48
Table 4-5. Start-up timings of Operating conditions <sup>(1)(2)(3)</sup>	48
Table 4-6. Power saving mode wakeup timings characteristics <sup>(1) (2)</sup>	48
Table 4-7. Power consumption characteristics (2)(3)(4)(5)	49
Table 4-8. EMS characteristics <sup>(1)</sup>	54
Table 4-9. Power supply supervisor characteristics	54
Table 4-10. ESD characteristics <sup>(1)</sup>	55
Table 4-11. Static latch-up characteristics <sup>(1)</sup>	55
Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic	55
Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)	56
Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	56
Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)	57
Table 4-16. High speed internal clock (IRC8M) characteristics	57
Table 4-16. High speed internal clock (IRC8M) characteristics	
	58
Table 4-17. Low speed internal clock (IRC40K) characteristics	58 58
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics	58 58 58
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics	58 58 58 59
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics	58 58 58 59 59
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics	58 58 59 59 60
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics	58 58 59 59 60
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics	58 58 59 59 60 60 61
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics  Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup>	58 58 59 59 60 60 61 62
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics  Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup> Table 4-25. Temperature sensor characteristics <sup>(1)</sup>	58 58 59 59 60 61 62
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics  Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup> Table 4-25. Temperature sensor characteristics <sup>(1)</sup> Table 4-26. DAC characteristics	58 58 59 59 60 60 61 62 62 63
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics  Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup> Table 4-25. Temperature sensor characteristics <sup>(1)</sup> Table 4-26. DAC characteristics  Table 4-27. I2C characteristics	58 58 59 60 61 62 63 64
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics  Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup> Table 4-25. Temperature sensor characteristics <sup>(1)</sup> Table 4-26. DAC characteristics  Table 4-27. I2C characteristics <sup>(1)(2)(3)</sup> Table 4-28. Standard SPI characteristics <sup>(1)</sup>	58 58 59 59 60 61 62 62 63 64 65
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics  Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup> Table 4-25. Temperature sensor characteristics <sup>(1)</sup> Table 4-26. DAC characteristics  Table 4-27. I2C characteristics  Table 4-28. Standard SPI characteristics <sup>(1)</sup> Table 4-29. I2S characteristics <sup>(1)</sup>	58 58 59 60 61 62 62 63 64 65
Table 4-17. Low speed internal clock (IRC40K) characteristics  Table 4-18. PLL characteristics  Table 4-19. PLL1/2 characteristics  Table 4-20. Flash memory characteristics  Table 4-21. NRST pin characteristics  Table 4-22. I/O port DC characteristics  Table 4-23. ADC characteristics  Table 4-24. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz <sup>(1)</sup> Table 4-25. Temperature sensor characteristics <sup>(1)</sup> Table 4-26. DAC characteristics  Table 4-27. I2C characteristics  Table 4-28. Standard SPI characteristics <sup>(1)</sup> Table 4-29. I2S characteristics <sup>(1)</sup> Table 4-30. USART0 characteristics <sup>(1)</sup>	58 58 59 59 60 61 62 63 64 65 67



### GD32VF103 Datasheet

Table 4-34. USBFS electrical characteristics (1)	68
Table 4-35. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)	68
Table 4-36. Asynchronous multiplexed PSRAM/NOR write timings <sup>(1)(2)(3)</sup>	69
Table 4-37. TIMER characteristics <sup>(1)</sup>	69
Table 4-38. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)	70
Table 4-39. WWDGT min/max timeout value at 54 MHz (f <sub>PCLK1</sub> ) <sup>(1)</sup>	70
Table 5-1. LQFP100 package dimensions	71
Table 5-2. LQFP64 package dimensions	73
Table 5-3. LQFP48 package dimensions	74
Table 5-4. QFN36 package dimensions	76
Table 6-1. Part ordering code for GD32VF103xx devices	77
Table 7-1. Revision history	78



#### 1. General description

The GD32VF103 device is a 32-bit general-purpose microcontroller based on the RISC-V core with best ratio in terms of processing power, reduced power consumption and peripheral set. The RISC-V processor core is tightly coupled with an Enhancement Core-Local Interrupt Controller (ECLIC), SysTick timer and advanced debug support.

The GD32VF103 device incorporates the RISC-V 32-bit processor core operating at 108 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and 32 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connect to two APB buses. The devices offer up to two 12-bit ADCs, up to two 12-bit DACs, up to four general 16-bit timers, two basic timers plus a PWM advanced timer, as well as standard and advanced communication interfaces: up to three SPIs, two I2Cs, three USARTs, two UARTs, two I2Ss, two CANs, an USBFS.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32VF103 devices suitable for a wide range of interconnection applications, especially in areas such as industrial control, motor drives, power monitor and alarm systems, consumer and handheld equipment, POS, vehicle GPS, LED display and so on.



#### 2. Device overview

### 2.1. Device information

Table 2-1. GD32VF103 devices features and peripheral list (LQFP64, LQFP100)

Part Number				GD32	VF103	,	
		RB	R8	R6	R4	VB	V8
	Code area (KB)	128	64	32	16	128	64
Flash	Data area (KB)	0	0	0	0	0	0
_	Total (KB)	128	64	32	16	128	64
	SRAM (KB)	32	20	10	6	32	20
	General	4	4	2	2	4	4
	timer(16-bit)	(1-4)	(1-4)	(1-2)	(1-2)	(1-4)	(1-4)
	Advanced	1	1	1	1	1	1
	timer(16-bit)	(0)	(0)	(0)	(0)	(0)	(0)
Timers	SysTick	1	1	1	1	1	1
Ţ	Basic timer(16-	2	2	2	2	2	2
	bit)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)
	Watchdog	2	2	2	2	2	2
	RTC	1	1	1	1	1	1
	U(S)ART	5	5	2	2	5	5
	I2C	2	2	1	1	2	2
/ity		(0-1)	(0-1)	'		(0-1)	(0-1)
ectiv	SPI/I2S	3/2	3/2	1/-	1/-	3/2	3/2
Connectivity	01 1/120	(0-2) / (1-2)	(0-2) / (1-2)	1/-	17	(0-2) / (1-2)	(0-2) / (1-2)
ŏ	CAN	2	2	2	2	2	2
	USBFS	1	1	1	1	1	1
	GPIO	51	51	51	51	80	80
	EXMC	-	-	-	-	1	1
	EXTI	16	16	16	16	16	16
ADC	Units	2	2	2	2	2	2
AE	Channels	16	16	16	16	16	16
	DAC	2	2	2	2	2	2
	Package		LQF	LQF	P100		







Table 2-2. GD32VF103 devices features and peripheral list (QFN36, LQFP48)

		1100 40	F103 devices features and peripheral list (QFN36, LQFP48)  GD32VF103							
F	Part Number	ТВ	Т8	Т6	T4	СВ	C8	C6	C4	
	Code area (KB)	128	64	32	16	128	64	32	16	
Flash	Data area (KB)	0	0	0	0	0	0	0	0	
	Total (KB)	128	64	32	16	128	64	32	16	
;	SRAM (KB)	32	20	10	6	32	20	10	6	
	General	4	4	2	2	4	4	2	2	
	timer(16-bit)	(1-4)	(1-4)	(1-2)	(1-2)	(1-4)	(1-4)	(1-2)	(1-2)	
	Advanced	1	1	1	1	1	1	1	1	
	timer(16-bit)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
Timers	SysTick	1	1	1	1	1	1	1	1	
Ē	Basic	2	2	2	2	2	2	2	2	
	timer(16-bit)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	
	Watchdog	2	2	2	2	2	2	2	2	
	RTC	1	1	1	1	1	1	1	1	
	U(S)ART	2	2	2	2	3	3	2	2	
rity	I2C	1	1	1	1	2 (0-1)	2 (0-1)	1	1	
Connectivity	SPI/I2S	1/-	1/-	1/-	1/-	3/2	3/2	1/-	1/-	
ŏ	CAN	2	2	2	2	2	2	2	2	
	USBFS	1	1	1	1	1	1	1	1	
	GPIO	26	26	26	26	37	37	37	37	
	EXMC	-	-	-	-	-	-	-	-	
	EXTI	16	16	16	16	16	16	16	16	
ADC	Units	2	2	2	2	2	2	2	2	
AE	Channels	10	10	10	10	10	10	10	10	
	DAC	2	2	2	2	2	2	2	2	
	Package		QFN	N36			LQI	-P48		



# 2.2. Block diagram

Figure 2-1. GD32VF103 block diagram





#### 2.3. Pinouts and pin assignment

Figure 2-2. GD32VF103Vx LQFP100 pinouts






Figure 2-3. GD32VF103Rx LQFP64 pinouts






Figure 2-4. GD32VF103Cx LQFP48 pinouts





Figure 2-5. GD32VF103Tx QFN36 pinouts






# 2.4. Memory map

Table 2-3. GD32VF103 memory map

Pre-defined	Dive	A .d	Dowinhards
Regions	Bus	Address	Peripherals
External device		0xA000 0000 - 0xA000 0FFF	EXMC_SWREG
		0x9000 0000 - 0x9FFF FFFF	Reserved
	AHB	0x7000 0000 - 0x8FFF FFFF	Reserved
External RAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRA M
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	Reserved
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	Reserved
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	Reserved
		0x4002 6000 - 0x4002 63FF	Reserved
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	Reserved
		0x4002 3C00 - 0x4002 3FFF	Reserved
		0x4002 3800 - 0x4002 3BFF	Reserved
Peripheral	AHB	0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2C00 - 0x4002 2FFF	Reserved
		0x4002 2800 - 0x4002 2BFF	Reserved
		0x4002 2400 - 0x4002 27FF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0C00 - 0x4002 0FFF	Reserved
		0x4002 0800 - 0x4002 0BFF	Reserved
		0x4002 0400 - 0x4002 07FF	DMA1
		0x4002 0000 - 0x4002 03FF	DMA0
		0x4001 8400 - 0x4001 FFFF	Reserved



Pre-defined			<u> </u>
Regions Bus		Address	Peripherals
		0x4001 8000 - 0x4001 83FF	Reserved
		0x4001 7C00 - 0x4001 7FFF	Reserved
		0x4001 7800 - 0x4001 7BFF	Reserved
		0x4001 7400 - 0x4001 77FF	Reserved
		0x4001 7000 - 0x4001 73FF	Reserved
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5C00 - 0x4001 67FF	Reserved
		0x4001 5800 - 0x4001 5BFF	Reserved
		0x4001 5400 - 0x4001 57FF	Reserved
		0x4001 5000 - 0x4001 53FF	Reserved
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	Reserved
		0x4001 4400 - 0x4001 47FF	Reserved
		0x4001 4000 - 0x4001 43FF	Reserved
	APB2	0x4001 3C00 - 0x4001 3FFF	Reserved
	AFBZ	0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	Reserved
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	Reserved
		0x4001 1C00 - 0x4001 1FFF	Reserved
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	Reserved
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
	APB1	0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU





Pre-defined Regions	Bus	Address	Peripherals
		0x4000 6C00 - 0x4000 6FFF	ВКР
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Shared USB/CAN
		0X4000 0000 0X4000 0511	SRAM 512bytes
		0x4000 5C00 - 0x4000 5FFF	USB device FS
			registers
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	Reserved
		0x4000 1C00 - 0x4000 1FFF	Reserved
		0x4000 1800 - 0x4000 1BFF	Reserved
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2006 0000 - 0x2006 FFFF	Reserved
		0x2003 0000 - 0x2005 FFFF	Reserved
SRAM	AHB	0x2002 0000 - 0x2002 FFFF	Reserved
		0x2001 C000 - 0x2001 FFFF	Reserved
		0x2001 8000 - 0x2001 BFFF	Reserved
		0x2000 0000 - 0x2001 7FFF	SRAM
		0x1FFF F810 - 0x1FFF FFFF	Reserved
Code	AHB	0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF B000 - 0x1FFF F7FF	Boot loader




### GD32VF103 Datasheet

Pre-defined Regions	Bus	Address	Peripherals
		0x1FFF 7A10 - 0x1FFF AFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 0000 - 0x1FFF 77FF	Reserved
		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved
		0x0830 0000 - 0x083B FFFF	Reserved
		0x0802 0000 - 0x082F FFFF	Reserved
		0x0800 0000 - 0x0801 FFFF	Main Flash
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0000 0000 - 0x002F FFFF	Aliased to Main
		UXUUUU UUUU - UXUUZF FFFF	Flash or Boot loader



#### 2.5. Clock tree

Figure 2-6. GD32VF103 clock tree



#### Legend:

HXTAL: High speed external clock

LXTAL: Low speed external clock

IRC8M: High speed internal clock

IRC40K: Low speed internal clock



### 2.6. Pin definitions

#### 2.6.1. GD32VF103Vx LQFP100 pin definitions

Table 2-4. GD32VF103Vx LQFP100 pin definitions

				pin definitions
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
DEO	4	I/O	5VT	Default: PE2
PE2	1	1/0	501	Alternate: EXMC_A23
DEO	0	1/0	5) /T	Default: PE3
PE3	2	I/O	5VT	Alternate: EXMC_A19
DE 4	•	1/0	r\/T	Default: PE4
PE4	3	I/O	5VT	Alternate: EXMC_A20
DEC	4	1/0	EV/T	Default: PE5
PE5	4	I/O	5VT	Alternate: EXMC_A21
DEC	-	1/0	EV/T	Default: PE6
PE6	5	I/O	5VT	Alternate: EXMC_A22
V <sub>BAT</sub>	6	Р		Default: V <sub>BAT</sub>
PC13-				Default: PC13
TAMPER-	7	I/O		Alta masta, TAMPED DTC
RTC				Alternate: TAMPER-RTC
PC14-	0	1/0		Default: PC14
OSC32IN	8	I/O		Alternate: OSC32IN
PC15-	9	I/O		Default: PC15
OSC32OUT	ຶ່ນ	1/0		Alternate: OSC32OUT
Vss_5	10	Р		Default: Vss_5
V <sub>DD_5</sub>	11	Р		Default: V <sub>DD_5</sub>
OSCIN	12			Default: OSCIN
OSCIN	12	ı		Remap: PD0
OSCOUT	13	0		Default: OSCOUT
030001	13	O		Remap: PD1
NRST	14	I/O		Default: NRST
PC0	15	I/O		Default: PC0
PCU	13	1/0		Alternate: ADC01_IN10
PC1	16	I/O		Default: PC1
PCI	10	1/0		Alternate: ADC01_IN11
PC2	17	I/O		Default: PC2
FU2	17	1/0		Alternate: ADC01_IN12
DC2	10	I/O		Default: PC3
PC3	18	1/0		Alternate: ADC01_IN13
Vssa	19	Р		Default: Vssa



				GD32VI 103 D
Pin Name	Pins	Pin	I/O	Functions description
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	, and a decomposition
$V_{REF}$ -	20	Р		Default: V <sub>REF-</sub>
$V_{REF+}$	21	Р		Default: V <sub>REF+</sub>
$V_{DDA}$	22	Р		Default: V <sub>DDA</sub>
				Default: PA0
PA0-WKUP	23	I/O		Alternate: WKUP, USART1_CTS,
PAU-WKUP	23	1/0		ADC01_IN0, TIMER1_CH0 _ETI,
				TIMER4_CH0,
				Default: PA1
PA1	24	I/O		Alternate: USART1_RTS, ADC01_IN1,
				TIMER1_CH1, TIMER4_CH1,
				Default: PA2
PA2	25	I/O		Alternate: USART1_TX, ADC01_IN2,
				TIMER1_CH2, TIMER4_CH2
				Default: PA3
PA3	26	I/O		Alternate: USART1_RX, ADC01_IN3,
				TIMER1_CH3, TIMER4_CH3
V <sub>SS_4</sub>	27	Р		Default: V <sub>SS_4</sub>
$V_{DD\_4}$	28	Р		Default: V <sub>DD_4</sub>
				Default: PA4
		I/O		Alternate: SPI0_NSS, USART1_CK,
PA4	29			ADC01_IN4, DAC_OUT0
				Remap: SPI2_NSS, I2S2_WS
				Default: PA5
PA5	30	I/O		Alternate: SPI0_SCK, ADC01_IN5,
				DAC_OUT1
				Default: PA6
		I/O		Alternate: SPI0_MISO, ADC01_IN6,
PA6	31			TIMER2_CH0
			Remap: TIMER0_BRKIN	
				Default: PA7
				Alternate: SPI0_MOSI, ADC01_IN7,
PA7 32	I/O		TIMER2_CH1	
				Remap: TIMER0_CH0_ON
				Default: PC4
PC4	33	I/O		Alternate: ADC01_IN14
				Default: PC5
PC5	34	I/O		Alternate: ADC01_IN15
				Default: PB0
PB0	35	I/O		Alternate: ADC01_IN8, TIMER2_CH2
1 00	55	"		Remap: TIMERO_CH1_ON
				Inomap. Himeno_offi_on



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Default: PB1
PB1	36	I/O		Alternate: ADC01_IN9, TIMER2_CH3
				Remap: TIMER0_CH2_ON
PB2	37	I/O	5VT	Default: PB2, BOOT1
				Default: PE7
PE7	38	I/O	5VT	Alternate: EXMC_D4
				Remap: TIMER0_ETI
				Default: PE8
PE8	39	I/O	5VT	Alternate: EXMC_D5
				Remap: TIMER0_CH0_ON
				Default: PE9
PE9	40	I/O	5VT	Alternate: EXMC_D6
				Remap: TIMER0_CH0
				Default: PE10
PE10	41	I/O	5VT	Alternate: EXMC_D7
				Remap: TIMER0_CH1_ON
				Default: PE11
PE11	42	I/O	5VT	Alternate: EXMC_D8
				Remap: TIMER0_CH1
				Default: PE12
PE12	43	I/O	5VT	Alternate: EXMC_D9
				Remap: TIMER0_CH2_ON
				Default: PE13
PE13	44	I/O	5VT	Alternate: EXMC_D10
				Remap: TIMER0_CH2
				Default: PE14
PE14	45	I/O	5VT	Alternate: EXMC_D11
				Remap: TIMER0_CH3
				Default: PE15
PE15	46	I/O	5VT	Alternate: EXMC_D12
				Remap: TIMER0_BRKIN
				Default: PB10
PB10	47	I/O	5VT	Alternate: I2C1_SCL, USART2_TX,
				Remap: TIMER1_CH2
				Default: PB11
PB11	48	I/O	5VT	Alternate: I2C1_SDA, USART2_RX
				Remap: TIMER1_CH3
Vss_1	49	Р		Default: Vss_1
$V_{DD_1}$	50	Р		Default: V <sub>DD_1</sub>



				GD327F103 Da
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Default: PB12
55.40			5) (T	Alternate: SPI1_NSS, I2C1_SMBA,
PB12	51	I/O	5VT	USART2_CK, TIMER0_BRKIN, I2S1_WS,
				CAN1_RX
				Default: PB13
PB13	52	I/O	5VT	Alternate: SPI1_SCK, USART2_CTS,
				TIMER0_CH0_ON, I2S1_CK, CAN1_TX,
				Default: PB14
PB14	53	I/O	5VT	Alternate: SPI1_MISO, USART2_RTS,
				TIMER0_CH1_ON
				Default: PB15
PB15	54	I/O	5VT	Alternate: SPI1_MOSI, TIMER0_CH2_ON,
				I2S1_SD
				Default: PD8
PD8	55	I/O	5VT	Alternate: EXMC_D13
				Remap: USART2_TX
				Default: PD9
PD9	56	I/O	5VT	Alternate: EXMC_D14
				Remap: USART2_RX
				Default: PD10
PD10	57	I/O	5VT	Alternate: EXMC_D15
				Remap: USART2_CK
				Default: PD11
PD11	58	I/O	5VT	Alternate: EXMC_A16
				Remap: USART2_CTS
				Default: PD12
PD12	59	I/O	5VT	Alternate: EXMC_A17
				Remap: TIMER3_CH0, USART2_RTS
				Default: PD13
PD13	60	I/O	5VT	Alternate: EXMC_A18
				Remap: TIMER3_CH1
				Default: PD14
PD14	61	I/O	5VT	Alternate: EXMC_D0
				Remap: TIMER3_CH2
				Default: PD15
PD15	62	I/O	5VT	Alternate: EXMC_D1
				Remap: TIMER3_CH3
				Default: PC6
PC6	63	I/O	5VT	Alternate: I2S1_MCK
				Remap: TIMER2_CH0



Pin Name					GD32 VI 103 D8
PC7         64         I/O         5VT         Alternate: I2S2_MCK Remap: TIMER2_CH1           PC8         65         I/O         5VT         Default: PC8 Remap: TIMER2_CH2           PC9         66         I/O         5VT         Default: PC9 Remap: TIMER2_CH3           PA8         67         I/O         5VT         Alternate: USARTO_CK, TIMER0_CH0, CK_OUTO, USBFS_SOF           PA9         68         I/O         5VT         Alternate: USARTO_TX, TIMER0_CH1, USBFS_VBUS           PA10         69         I/O         5VT         Alternate: USARTO_RX, TIMER0_CH2, USBFS_ID           PA11         70         I/O         5VT         Alternate: USARTO_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Alternate: USARTO_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         -           Vss.2         74         P         Default: Vss.2           VbD.2         75         P         Default: JTCK Remap: PA14           PA14         76         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
Remap: TIMER2_CH1					Default: PC7
PC8         65         I/O         5VT         Default: PC8 Remap: TIMER2_CH2           PC9         66         I/O         5VT         Default: PC9 Remap: TIMER2_CH3           PA8         67         I/O         5VT         Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF           PA9         68         I/O         5VT         Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS           PA10         69         I/O         5VT         Alternate: USART0_RX, TIMER0_CH2, USBFS_ID           PA11         70         I/O         5VT         Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         Default: VSs_2           VD0_2         75         P         Default: VDo_2           PA14         76         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PC7	64	I/O	5VT	Alternate: I2S2_MCK
PC8         65         I/O         5VT         Remap: TIMER2_CH2           PC9         66         I/O         5VT         Remap: TIMER2_CH3           Default: PA9         Default: PA9         Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF           PA9         68         I/O         5VT         Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS           PA10         69         I/O         5VT         Alternate: USART0_RX, TIMER0_CH2, USBFS_ID           PA11         70         I/O         5VT         Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         Default: USB_2           Vb0_2         75         P         Default: Vb0_2           PA14         76         I/O         5VT         Default: JTDI           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS					Remap: TIMER2_CH1
Remap: TIMER2_CH2				_,	Default: PC8
PC9         66         I/O         5VT         Remap: TIMER2_CH3           PA8         67         I/O         5VT         Remap: TIMER2_CH3           PA9         68         I/O         5VT         Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF           PA9         68         I/O         5VT         Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS           PA10         69         I/O         5VT         Alternate: USART0_RX, TIMER0_CH2, USBFS_ID           PA11         70         I/O         5VT         Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         -           Vss_2         74         P         Default: Vss_2           Vdd_2         75         P         Default: Vbc_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PC8	65	I/O	501	Remap: TIMER2_CH2
Remap: TIMER2_CH3	DOG		1/0	E) /T	Default: PC9
PA8         67         I/O         5VT         Alternate: USARTO_CK, TIMERO_CHO, CK_OUTO, USBFS_SOF           PA9         68         I/O         5VT         Alternate: USARTO_TX, TIMERO_CH1, USBFS_VBUS           PA10         69         I/O         5VT         Alternate: USARTO_RX, TIMERO_CH2, USBFS_ID           PA11         70         I/O         5VT         Alternate: USARTO_CTS, CANO_RX, USBFS_DM, TIMERO_CH3           PA12         71         I/O         5VT         Alternate: USARTO_RTS, USBFS_DP, CANO_TX, TIMERO_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         -           VSb_2         74         P         Default: Vsb_2           VDD_2         75         P         Default: JTCK Remap: PA14           PA14         76         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PC9	66	1/0	501	Remap: TIMER2_CH3
CK_OUT0, USBFS_SOF					Default: PA8
PA9         68         I/O         5VT         Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS           PA10         69         I/O         5VT         Alternate: USART0_RX, TIMER0_CH2, USBFS_ID           PA11         70         I/O         5VT         Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: VDD_2         Default: JTCK Remap: PA14           PA14         76         I/O         5VT         Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PA8	67	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0,
PA9         68         I/O         5VT         Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS           PA10         69         I/O         5VT         Default: PA10           Alternate: USART0_RX, TIMER0_CH2, USBFS_ID         Default: PA11           PA11         70         I/O         5VT         Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         Default: VSS_2           Vob_2         75         P         Default: VDD_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS					CK_OUT0, USBFS_SOF
Default: PA10					Default: PA9
PA10   69	PA9	68	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1,
PA10         69         I/O         5VT         Alternate: USART0_RX, TIMER0_CH2, USBFS_ID           PA11         70         I/O         5VT         Default: PA11           PA11         70         I/O         5VT         Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         -           Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: JTCK Remap: PA14           PA14         76         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS					USBFS_VBUS
USBFS_ID					Default: PA10
Default: PA11	PA10	69	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2,
PA11         70         I/O         5VT         Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3           PA12         71         I/O         5VT         Default: PA12           PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: VDD_2         Default: JTCK Remap: PA14           PA14         76         I/O         5VT         Default: JTDI           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS					USBFS_ID
USBFS_DM, TIMERO_CH3					Default: PA11
PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: VDD_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PA11	70	I/O	5VT	Alternate: USART0_CTS, CAN0_RX,
PA12         71         I/O         5VT         Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI           PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -         Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: VDD_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS					USBFS_DM, TIMER0_CH3
CAN0_TX, TIMER0_ETI					Default: PA12
PA13         72         I/O         5VT         Default: JTMS Remap: PA13           NC         73         -           Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: VDD_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PA12	71	I/O	5VT	Alternate: USART0_RTS, USBFS_DP,
PA13         72         I/O         5VT         Remap: PA13           NC         73         -         -           Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: VDD_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS					CAN0_TX, TIMER0_ETI
Remap: PA13   -	DA40	70	1/0	<i>5</i> \/ <b>T</b>	Default: JTMS
Vss_2         74         P         Default: Vss_2           VDD_2         75         P         Default: VDD_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PA13	72	1/0	501	Remap: PA13
VDD_2         75         P         Default: VDD_2           PA14         76         I/O         5VT         Default: JTCK Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	NC	73			-
PA14 76 I/O 5VT Default: JTCK Remap: PA14  PA15 77 I/O 5VT Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	Vss_2	74	Р		Default: Vss_2
PA14         76         I/O         5VT         Remap: PA14           PA15         77         I/O         5VT         Alternate: SPI2_NSS, I2S2_WS           Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	V <sub>DD_2</sub>	75	Р		Default: V <sub>DD_2</sub>
Remap: PA14     Default: JTDI     PA15   77   I/O   5VT   Alternate: SPI2_NSS, I2S2_WS   Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	DA44	70	1/0	C)/T	Default: JTCK
PA15 77 I/O 5VT Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS	PA 14	76	1/0	501	Remap: PA14
Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS					Default: JTDI
	PA15	77	I/O	5VT	Alternate: SPI2_NSS, I2S2_WS
Default: PC10					Remap: TIMER1_CH0_ETI, PA15, SPI0_NSS
Default. 1 O 10	PC10 78			Default: PC10	
PC10 78 I/O 5VT Alternate: UART3_TX		78	I/O	5VT	Alternate: UART3_TX
Remap: USART2_TX, SPI2_SCK, I2S2_CK					Remap: USART2_TX, SPI2_SCK, I2S2_CK
Default: PC11				Default: PC11	
PC11 79 I/O 5VT Alternate: UART3_RX	PC11	79	I/O	5VT	Alternate: UART3_RX
Remap: USART2_RX, SPI2_MISO					Remap: USART2_RX, SPI2_MISO
Default: PC12	DC40	00	1/0	E\	Default: PC12
PC12 80 I/O 5VT Alternate: HART4_TX	PU12	80	1/0	1 001	Alternate: UART4_TX



	Pin		1/0		
Pin Name	Pins	Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description	
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD	
				Default: PD0	
PD0	81	I/O	5VT	Alternate: EXMC_D2	
	100 01			Remap: CAN0_RX	
				Default: PD1	
PD1	82	I/O	5VT	Alternate: EXMC_D3	
				Remap: CAN0_TX	
PD2	83	I/O	5VT	Default: PD2	
FDZ	55	1/0	371	Alternate: TIMER2_ETI, UART4_RX	
PD3	84	I/O	5VT	Default: PD3	
FD3	04	1/0	371	Remap: USART1_CTS	
				Default: PD4	
PD4	85	I/O	5VT	Alternate: EXMC_NOE	
				Remap: USART1_RTS	
				Default: PD5	
PD5	86	I/O	5VT	Alternate: EXMC_NWE	
				Remap: USART1_TX	
				Default: PD6	
PD6	87	I/O		Alternate: EXMC_NWAIT	
				Remap: USART1_RX	
				Default: PD7	
PD7	88	I/O	5VT	Alternate: EXMC_NE0	
				Remap: USART1_CK	
				Default: JTDO	
PB3	89	I/O	5VT	Alternate:SPI2_SCK, I2S2_CK	
				Remap: PB3, TIMER1_CH1, SPI0_SCK	
				Default: NJTRST	
PB4	90	I/O	5VT	Alternate: SPI2_MISO	
				Remap: TIMER2_CH0, PB4, SPI0_MISO	
				Default: PB5	
DDE	PB5 91	I/O		Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD	
FBO		1/0		Remap: TIMER2_CH1, SPI0_MOSI,	
				CAN1_RX	
				Default: PB6	
PB6 92	92	I/O	5VT	Alternate: I2C0_SCL, TIMER3_CH0	
				Remap: USART0_TX, CAN1_TX	
				Default: PB7	
PB7	93	I/O	5VT	Alternate: I2C0_SDA , TIMER3_CH1,	
				EXMC_NADV	



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Remap: USART0_RX
воото	94	I		Default: BOOT0
				Default: PB8
PB8	95	I/O	5VT	Alternate: TIMER3_CH2
				Remap: I2C0_SCL, CAN0_RX
				Default: PB9
PB9	96	I/O	5VT	Alternate: TIMER3_CH3
				Remap: I2C0_SDA, CAN0_TX
PE0	97	I/O	5VT	Default: PE0
PEU	97	1/0	501	Alternate: TIMER3_ETI, EXMC_NBL0
PE1	00	I/O	C)/T	Default: PE1
PET	98	1/0	5VT	Alternate: EXMC_NBL1
Vss_3	99	Р		Default: Vss_3
V <sub>DD_3</sub>	100	Р		Default: V <sub>DD_3</sub>

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



## 2.6.2. GD32VF103Rx LQFP64 pin definitions

Table 2-5. GD32VF103Rx LQFP64 pin definitions

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
$V_{BAT}$	1	Р		Default: V <sub>BAT</sub>		
PC13-	_	1/0		Default: PC13		
TAMPER-RTC	2	I/O		Alternate: TAMPER-RTC		
PC14-	3	I/O		Default: PC14		
OSC32IN	3	1/0		Alternate: OSC32IN		
PC15-	4	I/O		Default: PC15		
OSC32OUT	7	1/0		Alternate: OSC32OUT		
OSCIN	5	1		Default: OSCIN		
000114	J	'		Remap: PD0		
OSCOUT	6	0		Default: OSCOUT		
		O		Remap: PD1		
NRST	7	I/O		Default: NRST		
PC0	8	I/O	I/O	1/0		Default: PC0
	Ů			Alternate: ADC01_IN10		
PC1	9	I/O		Default: PC1		
	Ů			Alternate: ADC01_IN11		
PC2	10	1/0	I/O	Default: PC2		
_				Alternate: ADC01_IN12		
PC3	11	I/O		Default: PC3		
				Alternate: ADC01_IN13		
Vssa	12	Р		Default: V <sub>SSA</sub>		
V <sub>DDA</sub>	13	Р		Default: V <sub>DDA</sub>		
				Default: PA0		
PA0-WKUP	14	I/O		Alternate: WKUP, USART1_CTS, ADC01_IN0,		
				TIMER1_CH0 _ETI, TIMER4_CH0 <sup>(3)</sup>		
				Default: PA1		
PA1	15	I/O		Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1,		
				TIMER4_CH1 <sup>(3)</sup>		
PA2 16			Default: PA2			
	16	I/O		Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2,		
				TIMER4_CH2 <sup>(3)</sup>		
DAG	17	1/0		Default: PA3		
PA3	17	I/O		Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3,		
M-	10	Р		TIMER4_CH3 <sup>(3)</sup>		
Vss_4	18	-		Default: Vss_4		
$V_{DD\_4}$	19	Р		Default: V <sub>DD_4</sub>		



				UD32 VI 103 Datasiit
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Default: PA4
5.4		.,,		Alternate: SPI0_NSS, USART1_CK, ADC01_IN4,
PA4	20	I/O		DAC_OUT0
				Remap:SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup>
DAG	04	1/0		Default: PA5
PA5	21	I/O		Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
				Default: PA6
PA6	22	I/O		Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0
				Remap: TIMER0_BRKIN
				Default: PA7
PA7	23	I/O		Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1
				Remap: TIMER0_CH0_ON
PC4	24	1/0		Default: PC4
F 04	24	1/0		Alternate: ADC01_IN14
PC5	25	I/O		Default: PC5
F C 5	25	1/0		Alternate: ADC01_IN15
				Default: PB0
PB0	26	I/O		Alternate: ADC01_IN8, TIMER2_CH2,
				Remap: TIMER0_CH1_ON
				Default: PB1
PB1	27	I/O		Alternate: ADC01_IN9, TIMER2_CH3,
				Remap: TIMER0_CH2_ON
PB2	28	I/O	5VT	Default: PB2, BOOT1
				Default: PB10
PB10	29	I/O	5VT	Alternate: I2C1_SCL <sup>(3)</sup> , USART2_TX <sup>(3)</sup> ,
				Remap: TIMER1_CH2
				Default: PB11
PB11	30	I/O		Alternate: I2C1_SDA <sup>(3)</sup> , USART2_RX <sup>(3)</sup> ,
				Remap: TIMER1_CH3
V <sub>SS_1</sub>	31	Р		Default: V <sub>SS_1</sub>
$V_{DD_{-1}}$	32	Р		Default: V <sub>DD_1</sub>
				Default: PB12
PB12	33	I/O	5VT	Alternate: SPI1_NSS <sup>(3)</sup> , I2C1_SMBA <sup>(3)</sup> ,
. 5.2		., 0	011	USART2_CK <sup>(3)</sup> , TIMER0_BRKIN, I2S1_WS <sup>(3)</sup> ,
				CAN1_RX
				Default: PB13
PB13	34	I/O	5VT	Alternate: SPI1_SCK <sup>(3)</sup> , USART2_CTS <sup>(3)</sup> ,
				TIMER0_CH0_ON, I2S1_CK <sup>(3)</sup> , CAN1_TX
PB14	35	I/O	5VT	Default: PB14
		_		Alternate: SPI1_MISO <sup>(3)</sup> , USART2_RTS <sup>(3)</sup> ,



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				TIMER0_CH1_ON
				Default: PB15
PB15	36	I/O	5VT	Alternate: SPI1_MOSI <sup>(3)</sup> , TIMER0_CH2_ON,
				I2S1_SD <sup>(3)</sup>
				Default: PC6
PC6	37	I/O	5VT	Alternate: I2S1_MCK <sup>(3)</sup>
				Remap: TIMER2_CH0
				Default: PC7
PC7	38	I/O	5VT	Alternate: I2S2_MCK <sup>(3)</sup>
				Remap: TIMER2_CH1
PC8	39	I/O	5VT	Default: PC8
				Remap: TIMER2_CH2
PC9	40	I/O	5VT	Default: PC9
. 33		., 0		Remap: TIMER2_CH3
				Default: PA8
PA8	41	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,
				USBFS_SOF
				Default: PA9
PA9	42	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1,
				USBFS_VBUS
PA10	43	I/O	5VT	Default: PA10
TAIO	70	1/0	3 7 1	Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
				Default: PA11
PA11	44	I/O	5VT	Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
				TIMER0_CH3
				Default: PA12
PA12	45	I/O	5VT	Alternate: USART0_RTS, USBFS_DP, CAN0_TX,
				TIMER0_ETI
PA13	46	I/O	5VT	Default: JTMS
TAIS	40	1/0	3 1	Remap: PA13
V <sub>SS_2</sub>	47	Р		Default: V <sub>SS_2</sub>
V <sub>DD_2</sub>	48	Р		Default: V <sub>DD_2</sub>
DA44	40	1/0	EV/T	Default: JTCK
PA14	PA14 49	I/O	5VT	Remap: PA14
				Default: JTDI
PA15	50	I/O	5VT	Alternate: SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup>
				Remap: TIMER1_CH0 _ETI, PA15, SPI0_NSS
				Default: PC10
PC10	51	I/O	5VT	Alternate: UART3_TX <sup>(3)</sup>
				Remap: USART2_TX <sup>(3)</sup> , SPI2_SCK <sup>(3)</sup> , I2S2_CK <sup>(3)</sup>



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Default: PC11
PC11	52	I/O	5VT	Alternate: UART3_RX <sup>(3)</sup>
				Remap: USART2_RX <sup>(3)</sup> , SPI2_MISO <sup>(3)</sup>
				Default: PC12
PC12	53	I/O	5VT	Alternate: UART4_TX <sup>(3)</sup>
				Remap: USART2_CK <sup>(3)</sup> , SPI2_MOSI <sup>(3)</sup> , I2S2_SD <sup>(3)</sup>
PD2	54	I/O	5VT	Default: PD2
PDZ	34	1/0	371	Alternate: TIMER2_ETI, UART4_RX <sup>(3)</sup>
				Default: JTDO
PB3	55	I/O	5VT	Alternate:SPI2_SCK <sup>(3)</sup> , I2S2_CK <sup>(3)</sup>
				Remap: PB3, TIMER1_CH1, SPI0_SCK
				Default: NJTRST
PB4	56	I/O	5VT	Alternate: SPI2_MISO <sup>(3)</sup>
				Remap: TIMER2_CH0, PB4, SPI0_MISO
				Default: PB5
PB5	57	I/O		Alternate: I2C0_SMBA, SPI2_MOSI <sup>(3)</sup> , I2S2_SD <sup>(3)</sup>
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
PB6	58	I/O	5VT	Alternate: I2C0_SCL, TIMER3_CH0 <sup>(3)</sup>
				Remap: USART0_TX, CAN1_TX
				Default: PB7
PB7	59	I/O	5VT	Alternate: I2C0_SDA, TIMER3_CH1(3)
				Remap: USART0_RX
BOOT0	60	I		Default: BOOT0
				Default: PB8
PB8	61	I/O	5VT	Alternate: TIMER3_CH2 <sup>(3)</sup>
				Remap: I2C0_SCL, CAN0_RX
				Default: PB9
PB9	62	I/O	5VT	Alternate: TIMER3_CH3 <sup>(3)</sup>
				Remap: I2C0_SDA, CAN0_TX
V <sub>SS_3</sub>	63	Р		Default: Vss_3
V <sub>DD_3</sub>	64	Р		Default: V <sub>DD_3</sub>

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32VF103R8/B devices.



## 2.6.3. GD32VF103Cx LQFP48 pin definitions

Table 2-6. GD32VF103Cx LQFP48 pin definitions

Pin Name	. abic 2-0. G	JJZ VI	10001	_ <1 1 70	s pin definitions
PC13-	Pin Name	Pins			Functions description
Default: PC13	$V_{BAT}$	1	Р		Default: V <sub>BAT</sub>
OSC32IN   3	TAMPER-	2	I/O		
OSC32OUT         4         I/O         Alternate: OSC32OUT           OSCIN         5         I         Default: OSCIN Remap: PD0           OSCOUT         6         O         Default: OSCOUT Remap: PD1           NRST         7         I/O         Default: NRST           VssA         8         P         Default: VssA           VDDA         9         P         Default: VssA           PA0-WKUP         10         I/O         Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0_ETI, TIMER4_CH0(3)           Default: PA1         Default: PA2         Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1(3),TIMER1_CH1           Default: PA2         Alternate: USART1_TX, TIMER4_CH2(3),ADC01_IN2, TIMER1_CH2           Default: PA3         Alternate: USART1_RX, TIMER4_CH2(3),ADC01_IN3, TIMER1_CH3           PA3         13         I/O         Alternate: USART1_RX, TIMER4_CH3(3), ADC01_IN3, TIMER1_CH3           PA4         14         I/O         Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUTO Remap: SPI2_NSS(3), I2S2_WS(3)           PA5         15         I/O         Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	_	3	I/O		
OSCIN         5         I         Remap: PD0           OSCOUT         6         O         Default: OSCOUT Remap: PD1           NRST         7         I/O         Default: NRST           VssA         8         P         Default: VssA           VDDA         9         P         Default: VDDA           PA0-WKUP         10         I/O         Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0_ETI, TIMER4_CH0(3)           PA1         11         I/O         Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1(3), TIMER4_CH1           PA2         12         I/O         Alternate: USART1_TX, TIMER4_CH2(3), ADC01_IN2, TIMER1_CH2           PA3         13         I/O         Default: PA3 Alternate: USART1_RX, TIMER4_CH3(3), ADC01_IN3, TIMER1_CH3 Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUT0 Remap: SPI2_NSS(3), I2S2_WS(3)           PA5         15         I/O         Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1		4	I/O		
OSCOUT         6         O         Remap: PD1           NRST         7         I/O         Default: NRST           VSSA         8         P         Default: VSSA           VDDA         9         P         Default: PA0           Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0_ETI, TIMER4_CH0(3)         Default: PA1           PA1         11         I/O         Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1(3), TIMER1_CH1           Default: PA2         Alternate: USART1_TX, TIMER4_CH2(3), ADC01_IN2, TIMER1_CH2           Default: PA3         Alternate: USART1_RX, TIMER4_CH3(3), ADC01_IN3, TIMER1_CH3           Default: PA4         Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUT0 Remap: SPI2_NSS(3), I2S2_WS(3)           PA5         15         I/O         Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	OSCIN	5	ı		
VSSA         8         P         Default: VSSA           VDDA         9         P         Default: VDDA           PA0-WKUP         10         I/O         Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0_ETI, TIMER4_CH0(3)           PA1         11         I/O         Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1(3), TIMER1_CH1           PA2         12         I/O         Alternate: USART1_TX, TIMER4_CH2(3), ADC01_IN2, TIMER1_CH2           PA3         13         I/O         Default: PA3           Alternate: USART1_RX, TIMER4_CH3(3), ADC01_IN3, TIMER1_CH3         Default: PA4           PA4         14         I/O         Default: PA4           Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUT0 Remap: SPI2_NSS(3), I2S2_WS(3)         Default: PA5           Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1         Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	OSCOUT	6	0		
VDDA         9         P         Default: VDDA           PA0-WKUP         10         I/O         Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0_ETI, TIMER4_CH0(3)           PA1         11         I/O         Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1(3), TIMER1_CH1           PA2         12         I/O         Alternate: USART1_TX, TIMER4_CH2(3), ADC01_IN2, TIMER1_CH2           PA3         13         I/O         Default: PA3	NRST	7	I/O		Default: NRST
PA0-WKUP         10         I/O         Default: PA0             Alternate: WKUP, USART1_CTS, ADC01_IN0,             TIMER1_CH0_ETI, TIMER4_CH0(3)           PA1         11         I/O         Default: PA1             Alternate: USART1_RTS, ADC01_IN1,             TIMER4_CH1(3), TIMER1_CH1           PA2         12         I/O         Alternate: USART1_TX, TIMER4_CH2(3), ADC01_IN2,             TIMER1_CH2             Default: PA3             Alternate: USART1_RX, TIMER4_CH3(3), ADC01_IN3,             TIMER1_CH3             Default: PA4             Alternate: SPI0_NSS, USART1_CK, ADC01_IN4             DAC_OUT0             Remap: SPI2_NSS(3), I2S2_WS(3)           PA5         15         I/O         Default: PA5             Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	$V_{SSA}$	8	Р		Default: Vssa
PA0-WKUP         10         I/O         Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0_ETI, TIMER4_CH0 <sup>(3)</sup> PA1         11         I/O         Default: PA1 Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1 <sup>(3)</sup> , TIMER1_CH1           PA2         12         I/O         Alternate: USART1_TX, TIMER4_CH2 <sup>(3)</sup> , ADC01_IN2, TIMER1_CH2           PA3         13         I/O         Default: PA3 Alternate: USART1_RX, TIMER4_CH3 <sup>(3)</sup> , ADC01_IN3, TIMER1_CH3           PA4         14         I/O         Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUT0 Remap: SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup> PA5         15         I/O         Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	$V_{DDA}$	9	Р		Default: V <sub>DDA</sub>
PA1         11         I/O         Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1 <sup>(3)</sup> , TIMER1_CH1           PA2         12         I/O         Alternate: USART1_TX, TIMER4_CH2 <sup>(3)</sup> , ADC01_IN2, TIMER1_CH2           PA3         13         I/O         Default: PA3             Alternate: USART1_RX, TIMER4_CH3 <sup>(3)</sup> , ADC01_IN3, TIMER1_CH3           PA4         14         I/O         Default: PA4             Alternate: SPI0_NSS, USART1_CK, ADC01_IN4             DAC_OUT0             Remap: SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup> PA5         15         I/O         Default: PA5             Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	PA0-WKUP	10	I/O		Alternate: WKUP, USART1_CTS, ADC01_IN0,
PA2         12         I/O         Alternate: USART1_TX, TIMER4_CH2 <sup>(3)</sup> ,ADC01_IN2, TIMER1_CH2           PA3         13         I/O         Default: PA3             Alternate: USART1_RX, TIMER4_CH3 <sup>(3)</sup> , ADC01_IN3, TIMER1_CH3           PA4         14         I/O         Default: PA4             Alternate: SPI0_NSS, USART1_CK, ADC01_IN4             DAC_OUT0             Remap: SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup> PA5         15         I/O         Default: PA5             Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	PA1	11	I/O		Alternate: USART1_RTS, ADC01_IN1,
PA3         13         I/O         Alternate: USART1_RX, TIMER4_CH3 <sup>(3)</sup> , ADC01_IN3, TIMER1_CH3           PA4         14         I/O         Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUT0 Remap: SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup> PA5         15         I/O         Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	PA2	12	I/O		Alternate: USART1_TX, TIMER4_CH2 <sup>(3)</sup> ,ADC01_IN2,
PA4         14         I/O         Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUT0 Remap: SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup> PA5         15         I/O         Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	PA3	13	I/O		Alternate: USART1_RX, TIMER4_CH3 <sup>(3)</sup> , ADC01_IN3,
PA5 15 I/O Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	PA4	14	I/O		Alternate: SPI0_NSS, USART1_CK, ADC01_IN4 DAC_OUT0
PA6 16 I/O Default: PA6	PA5	15	I/O		
	PA6	16	I/O		Default: PA6



				GD32VF103 DataSilet
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0
				Remap: TIMER0_BRKIN
				Default: PA7
PA7	17	I/O		Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1
				Remap: TIMER0_CH0_ON
		I/O		Default: PB0
PB0	18			Alternate: ADC01_IN8, TIMER2_CH2
				Remap: TIMER0_CH1_ON
				Default: PB1
PB1	19	I/O		Alternate: ADC01_IN9, TIMER2_CH3
				Remap: TIMER0_CH2_ON
PB2	20	I/O	5VT	Default: PB2, BOOT1
				Default: PB10
PB10	21	I/O	5VT	Alternate: I2C1_SCL <sup>(3)</sup> , USART2_TX <sup>(3)</sup>
				Remap: TIMER1_CH2
				Default: PB11
PB11	22	I/O	5VT	Alternate: I2C1_SDA <sup>(3)</sup> , USART2_RX <sup>(3)</sup>
				Remap: TIMER1_CH3
Vss_1	23	Р		Default: Vss_1
V <sub>DD_1</sub>	24	Р		Default: V <sub>DD_1</sub>
		I/O	5VT	Default: PB12
PB12	25			   Alternate: SPI1_NSS <sup>(3)</sup> , I2S1_WS <sup>(3)</sup> , I2C1_SMBA <sup>(3)</sup> ,
				USART2_CK <sup>(3)</sup> , TIMER0_BRKIN, CAN1_RX
	26	I/O	5VT	Default: PB13
PB13				Alternate: SPI1_SCK <sup>(3)</sup> , I2S1_CK <sup>(3)</sup> , USART2_CTS <sup>(3)</sup> ,
				TIMER0_CH0_ON, CAN1_TX
	27	I/O	5VT	Default: PB14
PB14				Alternate: SPI1_MISO <sup>(3)</sup> , USART2_RTS <sup>(3)</sup> ,
				TIMER0_CH1_ON
		I/O	5VT	Default: PB15
PB15	28			Alternate: SPI1_MOSI <sup>(3)</sup> , TIMER0_CH2_ON, I2S1_SD <sup>(3)</sup>
	29	I/O	5VT	Default: PA8
PA8				Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,
				USBFS_SOF
PA9	30	I/O	5VT	Default: PA9
				Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	31	I/O	5VT	Default: PA10
				Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
PA11	32	I/O	5VT	Default: PA11
				Alternate: USART0_CTS, CAN0_RX, TIMER0_CH3,



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				USBFS_DM
PA12				Default: PA12
	33	I/O	5VT	Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI,
				USBFS_DP
PA13	34	I/O	5VT	Default: JTMS
TAIS	34			Remap: PA13
$V_{SS_2}$	35	Р		Default: V <sub>SS_2</sub>
$V_{DD_2}$	36	Р		Default: V <sub>DD_2</sub>
PA14	37	I/O	5VT	Default: JTCK
PA14	31			Remap: PA14
				Default: JTDI
PA15	38	I/O	5VT	Alternate:SPI2_NSS <sup>(3)</sup> , I2S2_WS <sup>(3)</sup>
				Remap: TIMER1_CH0 _ETI, PA15, SPI0_NSS
			5VT	Default: JTDO
PB3	39	I/O		Alternate:SPI2_SCK <sup>(3)</sup> ,I2S2_CK <sup>(3)</sup>
				Remap: PB3, TIMER1_CH1, SPI0_SCK
	40	I/O	5VT	Default: NJTRST
PB4				Alternate:SPI2_MISO <sup>(3)</sup>
				Remap: TIMER2_CH0, PB4, SPI0_MISO
		I/O		Default: PB5
PB5	41			Alternate: I2C0_SMBA ,SP12_MOSI(3), I2S2_SD(3)
				Remap: TIMER2_CH1, SPI0_MOSI,CAN1_RX
	42	I/O	5VT	Default: PB6
PB6				Alternate: I2C0_SCL, TIMER3_CH0 <sup>(3)</sup>
				Remap: USART0_TX,CAN1_TX
	43	I/O	5VT	Default: PB7
PB7				Alternate: I2C0_SDA, TIMER3_CH1(3)
				Remap: USART0_RX
воото	44	I		Default: BOOT0
	45	I/O	5VT	Default: PB8
PB8				Alternate: TIMER3_CH2 <sup>(3)</sup>
				Remap: I2C0_SCL, CAN0_RX
PB9	46	I/O	5VT	Default: PB9
				Alternate: TIMER3_CH3 <sup>(3)</sup>
				Remap: I2C0_SDA, CAN0_TX
V <sub>SS_3</sub>	47	Р		Default: V <sub>SS_3</sub>
V <sub>DD_3</sub>	48	Р		Default: V <sub>DD_3</sub>

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



(3) Functions are available in GD32VF103C8/B devices.




#### 2.6.4. GD32VF103Tx QFN36 pin definitions

Table 2-7. GD32VF103Tx QFN36 pin definitions

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
OSCIN	2	-		Default: OSCIN
	2			Remap: PD0
OSCOUT	3	0		Default: OSCOUT
	0			Remap: PD1
NRST	4	I/O		Default: NRST
V <sub>SSA</sub>	5	Р		Default: V <sub>SSA</sub>
V <sub>DDA</sub>	6	Р		Default: V <sub>DDA</sub>
				Default: PA0
PA0-WKUP	7	I/O		Alternate: WKUP, USART1_CTS, ADC01_IN0,
				TIMER1_CH0_ETI,TIMER4_CH0 <sup>(3)</sup>
				Default: PA1
PA1	8	I/O		Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1,
				TIMER4_CH1 <sup>(3)</sup>
		I/O		Default: PA2
PA2	9			Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2,
				TIMER4_CH2 <sup>(3)</sup>
		I/O		Default: PA3
PA3	10			Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3,
				TIMER4_CH3 <sup>(3)</sup>
	11	I/O		Default: PA4
PA4				Alternate: SPI0_NSS, USART1_CK, ADC01_IN4,
				DAC_OUT0
PA5	12	I/O		Default: PA5
1710	14	","		Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
	13	I/O		Default: PA6
PA6				Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0
				Remap: TIMER0_BRKIN
	14	I/O		Default: PA7
PA7				Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1
				Remap: TIMER0_CH0_ON
PB0	15	I/O		Default: PB0
				Alternate: ADC01_IN8, TIMER2_CH2
				Remap: TIMER0_CH1_ON
				Default: PB1
PB1	16	I/O		Alternate: ADC01_IN9, TIMER2_CH3
				Remap: TIMER0_CH2_ON



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
PB2	17	I/O	5VT	Default: PB2,BOOT1
V <sub>SS_1</sub>	18	Р		Default: V <sub>SS_1</sub>
$V_{DD\_1}$	19	Р		Default: V <sub>DD_1</sub>
		I/O	5VT	Default: PA8
PA8	20			Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,
				USBFS_SOF
PA9	21	I/O	5VT	Default: PA9
1710			011	Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	22	I/O	5VT	Default: PA10
17110				Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
			5VT	Default: PA11
PA11	23	I/O		Alternate: USART0_CTS, CAN0_RX, TIMER0_CH3,
				USBFS_DM
			5VT	Default: PA12
PA12	24	I/O		Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI,
				USBFS_DP
PA13	25	I/O	5VT	Default: JTMS
.,	20			Remap: PA13
V <sub>SS_2</sub>	26	Р		Default: Vss_2
V <sub>DD_2</sub>	27	Р		Default: V <sub>DD_2</sub>
PA14	28	I/O	5VT	Default: JTCK
				Remap: PA14
PA15	29	I/O	5VT	Default: JTDI
				Remap: TIMER1_CH0 _ETI, PA15, SPI0_NSS
PB3	30	I/O	5VT	Default: JTDO
				Remap: PB3, TIMER1_CH1, SPI0_SCK
PB4	31	I/O	5VT	Default: NJTRST
				Remap: TIMER2_CH0, PB4, SPI0_MISO
		I/O		Default: PB5
PB5	32			Alternate: I2C0_SMBA
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
		I/O	5VT	Default: PB6
PB6	33			Alternate: I2C0_SCL, TIMER3_CH0 <sup>(3)</sup>
				Remap: USART0_TX, CAN1_TX
PB7	34	I/O		Default: PB7
				Alternate: I2C0_SDA , TIMER3_CH1 <sup>(3)</sup>
				Remap: USART0_RX
BOOT0	35	I		Default: BOOT0
$V_{SS_3}$	36	Р		Default: V <sub>SS_3</sub>





Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
$V_{DD\_3}$	1	Р		Default: V <sub>DD_3</sub>

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32VF103T8/B devices.



## 3. Functional description

#### 3.1. System and memory architecture

The devices of GD32VF103 series are 32-bit general-purpose microcontrollers based on the 32bit RISC-V processor. The RISC-V processor includes three AHB buses known as I-Code, D-Code and System buses. All memory accesses of the RISC-V processor are executed on the three buses according to the different purposes and the target memory spaces. The memory organization uses a Harvard architecture, pre-defined memory map and up to 4 GB of memory space, making the system flexible and extendable.

#### 3.2. On-chip memory

- Up to 128 Kbytes of Flash memory
- 32 Kbytes of SRAM

The RISC-V processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner flash at most and 32 Kbytes of inner SRAM is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The <u>Table 2-3. GD32VF103 memory map</u> shows the memory map of the GD32VF103 series of devices, including code, SRAM, peripheral, and other predefined regions.

## 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 3 to 25 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control unit provides a range of frequencies and clock functions. These include an Internal 8M RC oscillator (IRC8M), a High Speed crystal oscillator (HXTAL), a Low Speed Internal 40K RC oscillator (IRC40K), a Low Speed crystal oscillator (LXTAL), a Phase Lock Loop (PLL), a HXTAL clock monitor, clock prescalers, clock multiplexers and clock gating circuitry. The frequency of AHB, APB2 and the APB1 domains can be configured by each prescaler. The maximum frequency of the AHB, APB2 and APB1 domains is 108 MHz/108 MHz/54 MHz. See *Figure 2-6. GD32VF103 clock tree* for details.

GD32VF103 Reset Control includes the control of three kinds of reset: power reset, system reset and backup domain reset. The system reset resets the processor core and peripheral



IP components except for the JTAG-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>DDA</sub> range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PD5 and PD6), USBFS in device mode (PA9, PA11 and PA12). It also can be used to transfer and update the Flash memory code, the data and the vector table sections.



#### 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

#### ■ Sleep mode

In sleep mode, only clock of core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of IRC8M, HXTAL and PLLs are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm/ time stamp/ tamper, the LVD output, USB Wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLLs are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm/ time stamp/ tamper, the FWDGT reset, and the rising edge on WKUP pin.

## 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine with up to 1MSPS conversion rate
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Conversion range: V<sub>SSA</sub> to V<sub>DDA</sub> (2.6 to 3.6 V)
- Temperature sensor

Up to two 12-bit 1MSPS multi-channel ADCs are integrated in the device. Each is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADCs can be triggered from the events generated by the general level 0 timers (TIMERx=1,2,3) and the advanced timers (TIMER0) with internal connection. The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2.6 V <  $V_{DDA}$  < 3.6 V. The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.



To ensure a high accuracy on ADC and DAC, the ADC/DAC independent external reference voltage should be connected to  $V_{REF+}/V_{REF-}$  pins. According to the different packages,  $V_{REF+}$  pin can be connected to  $V_{DDA}$  pin, or external reference voltage,  $V_{REF-}$  pin must be connected to  $V_{SSA}$  pin. The  $V_{REF+}$  pin is only available on no less than 100-pin packages, or else the  $V_{REF+}$  pin is not available and internally connected to  $V_{DDA}$ . The  $V_{REF-}$  pin is only available on no less than 100-pin packages, or else the  $V_{REF-}$  pin is not available and internally connected to  $V_{SSA}$ .

#### 3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converters of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DAC channels are used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer TRGO outputs or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is V<sub>REF+</sub>.

#### 3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: TIMERs, ADC, SPIs, I2Cs, USARTs, DAC, I2S

The direct memory access (DMA) controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

## 3.9. General-purpose inputs/outputs (GPIOs)

- Up to 80 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 80 general purpose I/O pins (GPIO), named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15 for the device to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupt on the GPIO pins of the device have related control and configuration registers in the Interrupt/event Controller Unit (EXTI). The GPIO



ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the AF input or output pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Each GPIO pin can be configured as pull-up, pull-down or no pull-up/pull-down. All GPIOs are high-current capable except for analog mode.

#### 3.10. Timers and PWM generation

- Up to one 16-bit advanced timer (TIMER0), four 16-bit general timers(TIMERx=1,2,3,4), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 64-bit SysTick timer up counter
- 2 watchdog timers (Free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge-aligned or center-aligned counting modes)
- Single pulse mode output

If configured as a general 16-bit timer, it can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, known as TIMERx=1,2,3,4 can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 and TIMER6 are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32VF103 have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 3-bit prescaler, it is clocked from an independent 40 KHz internal RC and as it operates independently of the



main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard up counter. The features are shown below:

- A 64-bit up counter
- Maskable system interrupt generation when the counter and comparison values are equal
- Programmable clock source

#### 3.11. Real time clock (RTC)


- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wake-up event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

## 3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to





transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.



#### 3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 27 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 6.75 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication except UART4.

## 3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32VF103 contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 KHz to 192 KHz is supported with less than 0.5% accuracy error.



#### 3.16. Universal serial bus full-speed (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers in device/host/OTG mode. Full-speed peripheral is compliant with the USB 2.0 specification. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

#### 3.17. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

## 3.18. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It has one bank for external device support. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

## 3.19. Debug mode

- Support standard JTAG debugging interface and mature interactive debugging tool GDB
- Support up to four hardware breakpoints



The RISC-V Core does not support trace debugging. Hardware breakpoints are mainly used to set breakpoints at read-only sections (such as Flash).

## 3.20. Package and operation temperature

- LQFP100 (GD32VF103Vx), LQFP64 (GD32VF103Rx), LQFP48 (GD32VF103Cx), QFN36 (GD32VF103Tx)
- Operation temperature range: -40°C to +85°C (industrial level)



#### 4. Electrical characteristics

#### 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	External voltage range <sup>(2)</sup>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
$V_{DDA}$	External analog supply voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 3.6	٧
$V_{BAT}$	External battery supply voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
Vin	Input voltage on 5V tolerant pin(3)	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 3.6	V
VIN	Input voltage on other I/O	Vss - 0.3	3.6	V
$ \Delta V_{DDX} $	Variations between different V <sub>DD</sub> power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	±25	mA
TA	Operating temperature range	-40	+85	°C
T <sub>STG</sub>	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

<sup>(1).</sup> Guaranteed by design, not tested in production.

## 4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DD}$	Supply voltage		2.6	3.3	3.6	V
V <sub>DDA</sub>	Analog supply voltage	Same as V <sub>DD</sub>	2.6	3.3	3.6	V
V <sub>BAT</sub>	Battery supply voltage		1.8		3.6	V

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> All main power and ground pins should be connected to an external power source within the allowable range.

<sup>(3).</sup> V<sub>IN</sub> maximum value cannot exceed 6.5 V.

<sup>(4).</sup> It is recommended that  $V_{DD}$  and  $V_{DDA}$  are powered by the same source. The maximum difference between  $V_{DD}$  and  $V_{DDA}$  does not exceed 300 mV during power-up and operation.






Figure 4-1. Recommended power supply decoupling capacitors(1)(2)

- (1). The  $V_{REF+}$  and  $V_{REF-}$  pins are only available on no less than 100-pin packages, or else the VREF+ and VREF-pins are not available and internally connected to  $V_{DDA}$  and  $V_{SSA}$  pins.
- (2). All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	AHB clock frequency	_	_	108	MHz
f <sub>APB1</sub>	APB1 clock frequency	_	_	54	MHz
f <sub>APB2</sub>	APB2 clock frequency			108	MHz

<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
<b>4</b>	V <sub>DD</sub> rise time rate		0	8	us/V
t <sub>∨DD</sub>	V <sub>DD</sub> fall time rate	_	20	8	μ5/ ν

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
1	Chart up time	Clock source from HXTAL	132	ma
₹start-up	Start-up time	Clock source from IRC8M	132	ms

- (1). Based on characterization, not tested in production.
- (2). After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3). PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics<sup>(1)</sup>(2)

Symbol Parameter		Тур	Unit			
tSleep	Wakeup from Sleep mode	4.5				
	Wakeup from Deep-sleep mode (LDO On)	6.0	μs			
t <sub>Deep-sleep</sub>	Wakeup from Deep-sleep mode (LDO in low power mode)	6.0				
tSandby	Standby Wakeup from Standby mode		ms			

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> The wakeup time is measured from the wakeup event to the point at which the application code reads the first



instruction under the below conditions:  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , IRC8M = System clock = 8 MHz.

## 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 108 MHz, All peripherals	_	35.00	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 108 MHz, All peripherals		20.05	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 96 MHz, All peripherals	_	32.30	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 96 MHz, All peripherals	_	18.90	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 72 MHz, All peripherals		23.50	_	mA
		enabled				
	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
I <sub>DD</sub> +I <sub>DDA</sub>		System clock = 72 MHz, All peripherals	_	13.40	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 48 MHz, All peripherals	_	16.60	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 48 MHz, All peripherals		9.90	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock =36 MHz, All peripherals	_	13.10	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		0.40		
		System clock = 36 MHz, All peripherals	_	8.10		mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		0.00		4
		System clock = 24 MHz, All peripherals	_	9.80	_	mA
		enabled		0.50		^
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$	_	6.50	_	mA





Symbol	Parameter	Conditions	Min	<b>Typ</b> <sup>(1)</sup>	Max	Unit
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 72 MHz, CPU clock off, All	_	8.70	_	mΑ
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 48 MHz, CPU clock off, All	_	13.40	_	mΑ
		peripherals enabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 48 MHz, CPU clock off, All	_	6.70	_	mΑ
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 36 MHz, CPU clock off, All	_	1.80	_	mΑ
		peripherals enabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 36 MHz, CPU clock off, All	_	5.70	_	mA
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 24 MHz, CPU clock off, All	_	8.30	_	mA
		peripherals enabled		0.00		1117
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System Clock = 24 MHz, CPU clock off, All	_	4.90		mA
		peripherals disabled		4.50		1117
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System Clock = 16 MHz, CPU clock off, All		6.50		mA
		peripherals enabled		0.30		ША
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 16 MHz, CPU clock off, All		4.30		mΛ
		peripherals disabled	_	4.30		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		4.70		Л
		System Clock = 8 MHz, CPU clock off, All	_	4.70		mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		0.00		
		System Clock = 8 MHz, CPU clock off, All	_	3.60		mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 4 \text{ MHz},$				
		System Clock = 4 MHz, CPU clock off, All	_	1.40	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 4 \text{ MHz},$				
		System Clock = 4 MHz, CPU clock off, All	_	0.90	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 2 \text{ MHz},$	_	1.00	_	mA
		System Clock = 2 MHz, CPU clock off, All				,



O. male . I	D	On distant		T(1)		
Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 2 \text{ MHz},$				
		System Clock = 2 MHz, CPU clock off, All	_	0.70	_	mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$ , LDO in normal power		460.0		
	Cupply ourrent	and normal driver mode, IRC40K off, RTC	_	0	_	μΑ
	Supply current	off, All GPIOs analog mode				
	(Deep-Sleep	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power		427.5		
	mode)	and low driver mode, IRC40K off, RTC off,	_	0	_	μΑ
		All GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{LDO off, LXTAL off,}$		7.00		
		IRC40K on, RTC on		7.62	1	μA
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO off, LXTAL off,}$		7.40		
	(Standby mode)	IRC40K on, RTC off	_	7.49		μA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{LDO off, LXTAL off,}$		0.00		
		IRC40K off, RTC off	_	6.32		μA
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.6$ V, LXTAL on		2.18		μA
	Battery supply	with external crystal, RTC on		2.10		μΛ
I <sub>BAT</sub>	current (Backup	$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.3$ V, LXTAL on	_	2.10	_	μA
IBAT	mode)	with external crystal, RTC on		2.10		μΛ
	mode)	$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 2.6$ V, LXTAL on	_	1.97	_	μA
		with external crystal, RTC on		1.31		μΛ

- (1). Based on characterization, not tested in production.
- (2). Unless otherwise specified, all values given for  $T_A$  = 25 °C and test result is mean value.
- (3). When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4). When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5). When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.







Figure 4-2. Typical supply current consumption in Run mode





#### 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-8. EMS characteristics(1)</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.



Table 4-8. EMS characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Level/Class
	Voltage applied to all device pins to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	
VESD	induce a functional disturbance	LQFP100, f <sub>HCLK</sub> = 108 MHz	ЗА
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	
V <sub>FTB</sub>	induce a functional disturbance through	LQFP100, f <sub>HCLK</sub> = 108 MHz	4A
	100 pF on $V_{DD}$ and $V_{SS}$ pins	conforms to IEC 61000-4-2	

<sup>(1).</sup> Based on characterization, not tested in production

## 4.5. Power supply supervisor characteristics

Table 4-9. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.18		
		LVDT<2:0> = 000(falling edge)	_	2.08	_	
		LVDT<2:0> = 001(rising edge)	_	2.29	_	
		LVDT<2:0> = 001(falling edge)	_	2.19	_	
		LVDT<2:0> = 010(rising edge)	_	2.38	_	
		LVDT<2:0> = 010(falling edge)	_	2.28	_	
		LVDT<2:0> = 011(rising edge)	_	2.49	_	
Low voltage	Low voltage	LVDT<2:0> = 011(falling edge)	_	2.38	_	.,,
VLVD(1)	Detector level selection	LVDT<2:0> = 100(rising edge)	_	2.58	_	V
		LVDT<2:0> = 100(falling edge)	_	2.48	_	
		LVDT<2:0> = 101(rising edge)	_	2.68	_	
		LVDT<2:0> = 101(falling edge)	_	2.58	_	
		LVDT<2:0> = 110(rising edge)	_	2.78	_	
		LVDT<2:0> = 110(falling edge)	_	2.68	_	
		LVDT<2:0> = 111(rising edge)		2.88	_	
		LVDT<2:0> = 111(falling edge)	_	2.78	_	
V <sub>LVDhyst</sub> <sup>(2)</sup>	LVD hystersis	_		100	_	mV
V <sub>POR</sub> <sup>(1)</sup>	Power on reset threshold		_	2.44	_	V
V <sub>PDR</sub> <sup>(1)</sup>	Power down reset	_	_	1.86	_	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	threshold					
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis		_	600	_	mV
trsttempo <sup>(2)</sup>	Reset temporization		_	2	_	ms

<sup>(1).</sup> Based on characterization, not tested in production

#### 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-10. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Electrostatic discharge T <sub>A</sub> = 25 °C;			E000	V	
VESD(HBM)	voltage (human body model) JESD22-A114		_	5000	V	
V <sub>ESD(CDM)</sub>	Electrostatic discharge	T <sub>A</sub> = 25 °C;			500	V
	voltage (charge device model)	JESD22-C101		_		V

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-11. Static latch-up characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	T <sub>A</sub> = 25 °C; JESD78	_		±200	mA
LU V <sub>supply</sub>	V <sub>supply</sub> over voltage	TA = 25 C, JESD76			5.4	V

<sup>(1).</sup> Based on characterization, not tested in production.

#### 4.7. External clock characteristics

Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

<sup>(2).</sup> Guaranteed by design, not tested in production



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL</sub> <sup>(1)</sup>	Crystal or ceramic frequency	$2.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	4	8	32	MHz
R <sub>F</sub> <sup>(2)</sup>	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
C <sub>HXTAL</sub> (2)(3)	Recommended matching					
	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy <sub>(HXTAL)</sub> <sup>(2)</sup>	Crystal or ceramic duty cycle	_	48	50	52	%
I (1)	Crystal or ceramic operating	$V_{DD} = 3.3 V$ ,		1.4		mA
I <sub>DDHXTAL</sub> <sup>(1)</sup>	current	$T_A = 25  ^{\circ}C$		1.4	_	IIIA
tsuhxtal <sup>(1)</sup>	Cruatal ar caramia startus tima	$V_{DD} = 3.3 V$ ,		1.8		ma
	Crystal or ceramic startup time	T <sub>A</sub> = 25 °C		1.0		ms

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3).  $C_{\text{HXTAL1}} = C_{\text{HXTAL2}} = 2^*(C_{\text{LOAD}} C_{\text{S}})$ , For  $C_{\text{HXTAL1}}$  and  $C_{\text{HXTAL2}}$ , it is recommended matching capacitance on OSCIN and OSCOUT. For  $C_{\text{LOAD}}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_{\text{S}}$ , it is PCB and MCU pin stray capacitance.

Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL_ext</sub> (1)	External clock source or oscillator	Vpp = 3.3 V	1		50	MHz
THATAL_ext	frequency	VDD = 3.3 V	'		50	IVIITZ
V <sub>HXTALH</sub> <sup>(2)</sup>	OSCIN input pin high level		0.7 Vpp		V <sub>DD</sub>	V
	voltage	$V_{DD} = 3.3 \text{ V}$	0.7 VDD		VDD	V
V <sub>HXTALL</sub> <sup>(2)</sup>	OSCIN input pin low level voltage		$V_{SS}$		$0.3\ V_{DD}$	V
t <sub>H/L(HXTAL)</sub> (2)	OSCIN high or low time	_	5		_	ns
t <sub>R/F(HXTAL)</sub> (2)	OSCIN rise or fall time	_	_	_	10	ns
C <sub>IN</sub> <sup>(2)</sup>	OSCIN input capacitance	_	_	5	_	pF
Ducy <sub>(HXTAL)</sub> (2)	Duty cycle	_	40		60	%

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL</sub> (1)	Crystal or ceramic frequency	$V_{DD} = 3.3 \text{ V}$	_	32.768		kHz
C <sub>LXTAL</sub> <sup>(2)</sup> (3)	Recommended matching					
	capacitance on OSC32IN and	_	_	10	20	pF
	OSC32OUT					
Ducy <sub>(LXTAL)</sub> (2)	Crystal or ceramic duty cycle	_	48	50	52	%
I (1)	Crystal or ceramic operating			1.97		
IDDLXTAL ('')	IDDLXTAL (1) current	_	1.97	_	μA	
t <sub>SULXTAL</sub> (1) (4)	Crystal or ceramic startup time	_	_	1.8	_	S

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3).  $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$ , For  $C_{LXTAL1}$  and  $C_{LXTAL2}$ , it is recommended matching capacitance on OSC32IN and OSC32OUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic

<sup>(2).</sup> Guaranteed by design, not tested in production.



- manufacturer. For C<sub>s</sub>, it is PCB and MCU pin stray capacitance.
- (4). t<sub>SULXTAL</sub> is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL_ext</sub> (1)	External clock source or oscillator	V <sub>DD</sub> = 3.3 V		32.768	1000	kHz
ILX IAL_ext'''	frequency	V 0.5 = 0.0 V		32.700	1000	KIIZ
V <sub>LXTALH</sub> <sup>(2)</sup>	OSC32IN input pin high level		0.7 V <sub>DD</sub>		$V_{DD}$	
	voltage		U.1 VDD		V DD	V
V <sub>LXTALL</sub> <sup>(2)</sup>	OSC32IN input pin low level		Vss		0.3 V <sub>DD</sub>	V
V LX IALL'	voltage		VSS		0.3 VDD	
t <sub>H/L(LXTAL)</sub> (2)	OSC32IN high or low time	ı	450	I	_	nc
t <sub>R/F(LXTAL)</sub> (2)	OSC32IN rise or fall time	_	_		50	ns
C <sub>IN</sub> <sup>(2)</sup>	OSC32IN input capacitance		_	5	_	pF
Ducy <sub>(LXTAL)</sub> (2)	Duty cycle	_	30	50	70	%

<sup>(1).</sup> Based on characterization, not tested in production.

#### 4.8. Internal clock characteristics

Table 4-16. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
firc8M	Oscillator (IRC8M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	8	_	MHz
	frequency					
ACC		$V_{DD} = V_{DDA} = 3.3 V$ ,	-2.5		+1.5	%
	IDC9M appillator Fraguency	$T_A = -40^{\circ}C \sim +85 {\circ}C^{(1)}$	-2.5		+1.5	70
	IRC8M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 V$ ,	-1.2		+1.2	%
	accuracy, Factory-trimmed	$T_A = 0$ °C ~ +85 °C <sup>(1)</sup>	-1.2		+1.2	70
ACC <sub>IRC8M</sub>		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-1		+1	%
	IRC8M oscillator Frequency					
	accuracy, User trimming	_	_	0.5	_	%
	step <sup>(1)</sup>					
Duo( (2)	IDCOM appillator duty avola	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	48	50	52	%
Ducyirc8M <sup>/</sup>	IRC8M oscillator duty cycle	fircsm = 8 MHz	40	50	52	%
I <sub>DDAIRC8M</sub> <sup>(1)</sup>	IRC8M oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		90		
IDDAIRC8M\''	current	$f_{IRC8M} = 8 MHz$		80	_	μA
tsuirc8M <sup>(1)</sup>	IRC8M oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$				110
ISUIRC8M(**/	time	fircsm = 8 MHz		2		μs

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.



Table 4-17. Low speed internal clock (IRC40K) characteristics

Parameter	Conditions	Min	Тур	Max	Unit			
Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	20	40	60	kHz			
(IRC40K) frequency	$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$	30	40		KITZ			
IRC40K oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		_	_				
current	T <sub>A</sub> = 25 °C		2		μA			
IRC40K oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		100					
time	T <sub>A</sub> = 25 °C	_   100		_	μs			
	Low Speed Internal oscillator (IRC40K) frequency IRC40K oscillator operating current IRC40K oscillator startup	Low Speed Internal oscillator (IRC40K) frequency $V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{A} = -40 \text{ °C} \sim +85 \text{ °C}$ IRC40K oscillator operating $V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{A} = 25 \text{ °C}$ IRC40K oscillator startup $V_{DD} = V_{DDA} = 3.3 \text{ V},$	Low Speed Internal oscillator (IRC40K) frequency $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , $V_{DD} = V_{DDA} = 3.3 \text{ V}$	Low Speed Internal oscillator (IRC40K) frequency $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , $V_{DD} = V_{DDA} = 3.3 \text{ V}$	Low Speed Internal oscillator (IRC40K) frequency $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , $V_{DD} = V_{DDA} = 3.3 \text{ V}$			

<sup>(1).</sup> Guaranteed by design, not tested in production.

#### 4.9. PLL characteristics

Table 4-18. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> <sup>(1)</sup>	PLL input clock frequency	_	1	_	25	MHz
f <sub>PLLOUT</sub> <sup>(2)</sup>	PLL output clock frequency	_	16	_	108	MHz
f <sub>VCO</sub> <sup>(2)</sup>	PLL VCO output clock		_ 32			MHz
IACO,-	frequency	_		_	_	IVITZ
t <sub>LOCK</sub> (2)	PLL lock time	_	_	_	400	μs
I <sub>DDA</sub> <sup>(1)(3)</sup>	Current consumption on	\/CO from 240 MH=		906		
IDDA' /(*/	$V_{DDA}$	VCO freq = 216 MHz	_	900		μΑ
	Cycle to cycle Jitter			35		
littor(1)(4)	(rms)	- System clock -	_	35		no
Jitter <sub>PLL</sub> <sup>(1)(4)</sup> –	Cycle to cycle Jitter			371		ps
	(peak to peak)			3/1		

<sup>(1).</sup> Based on characterization, not tested in production.

Table 4-19. PLL1/2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> <sup>(1)</sup>	PLL input clock frequency	_	1	_	25	MHz
<b>f</b> PLLOUT	PLL output clock frequency	_	16	_	108	MHz
f <sub>VCO</sub>	VCO output frequency	_	32	_	216	MHz
t <sub>LOCK</sub> (2)	PLL lock time	_		_	300	μs
I <sub>DDA</sub> (1)(3)	Current consumption on	\/CO frog = 216 MHz		145	_	
IDDA	V <sub>DDA</sub>	VCO freq = 216 MHz				μA
	Cycle to cycle Jitter			35		
littora (1)(4)	(rms)	System slock		33		ne
Jitter <sub>PLL</sub> <sup>(1)(4)</sup> -	Cycle to cycle Jitter	System clock	_	371	_	ps
	(peak to peak)					

<sup>(1).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> Based on characterization, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(3).</sup> System clock = HXTAL = 8 MHz,  $f_{PLLOUT} = 108 \text{ MHz}$ .

<sup>(4).</sup> Value given with main PLL running.



- (2). Guaranteed by design, not tested in production.
- (3). System clock = HXTAL = 8 MHz, f<sub>PLLOUT</sub> = 108 MHz.
- (4). Value given with main PLL running

#### 4.10. Memory characteristics

Table 4-20. Flash memory characteristics

Symbol	Parameter	Conditions Mi		Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$	100	_	_	kcycles
	before failure (Endurance)					
t <sub>RET</sub>	Data retention time	T <sub>A</sub> = 125 °C	_	20	_	years
WtpROG	Word programming time	T <sub>A</sub> = -40 °C ~ +85 °C	_	37.5	86	μs
terase	Page erase time	T <sub>A</sub> = -40 °C ~ +85 °C	_	45	300	ms
tmerase(128K)	Mass erase time	$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$	_	1	3.2	S

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.


#### 4.11. NRST pin characteristics

Table 4-21. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL(NRST) <sup>(1)</sup>	NRST Input low level voltage	261/61/ 1/	-0.5		$0.3~V_{DD}$	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	$2.6 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA}$ $\leq 3.6 \text{ V}$	$0.7~V_{DD}$	_	V <sub>DD</sub> + 0.5	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis	≥ 3.0 V	_	260	_	mV
R <sub>pu</sub> <sup>(2)</sup>	Pull-up equivalent resistor	_	_	40	_	kΩ

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.

Figure 4-4. Recommended external NRST pin circuit





## 4.12. **GPIO** characteristics

Table 4-22. I/O port DC characteristics(1)

Symbol	Parame	ter	Conditions	Min	Тур	Max	Unit	
	Standard IO Low	•	2.6 V ≤ V <sub>DD</sub> = V <sub>DDA</sub> ≤ 3.6 V	_	_	0.3 V <sub>DD</sub>	٧	
$V_{IL}$	voltagi 5V-tolerant IO							
	input volt		$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	_	_	0.3 V <sub>DD</sub>	V	
	Standard IO F		0.07/47/ 7/ 40.07/	0.71/			.,	
V <sub>IH</sub>	input volt	age	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V <sub>DD</sub>			V	
VIH	5V-tolerant IO	High level	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V <sub>DD</sub>			V	
	input volt	age	2.0 V 3 V DD - V DDA 3 0.0 V	0.7 000			V	
	Low level outp	ut voltage	$V_{DD} = 2.6 \text{ V}$	_	_	0.3		
$V_{OL}$	for each IO Pins		$V_{DD} = 3.3 \text{ V}$	_		0.3	V	
	(I <sub>IO</sub> = +8 mA)		$V_{DD} = 3.6 \text{ V}$	_	1	0.3		
	Low level outp	ut voltage	$V_{DD} = 2.6 \text{ V}$	_	_	1		
$V_{OL}$	for each IO Pins		$V_{DD} = 3.3 \text{ V}$	_	_	0.8	V	
	$(I_{10} = +20 \text{ mA})$		$V_{DD} = 3.6 \text{ V}$	_	_	0.7	7	
	High level outp	ut voltage	$V_{DD} = 2.6 \text{ V}$	2.3	_	_		
Vон	for each IC	) Pins	$V_{DD} = 3.3 \text{ V}$	3.0	_	_	V	
	(I <sub>IO</sub> = +8	mA)	$V_{DD} = 3.6 \text{ V}$	3.3	_	_		
	High level outp	ut voltage	V <sub>DD</sub> = 2.6 V	1.5	_	_		
VoH	for each IC	) Pins	V <sub>DD</sub> = 3.3 V	2.6	_	_	٧	
	(I <sub>IO</sub> = +20	mA)	V <sub>DD</sub> = 3.6 V	2.8	_	_		
R <sub>PU</sub> <sup>(2)</sup>	Internal pull-up	All pins	V <sub>IN</sub> = V <sub>SS</sub>	_	40	_	kΩ	
<b>™</b> PU'⁻′	resistor	PA10			10	_	K12	
R <sub>PD</sub> <sup>(2)</sup>	Internal pull-	All pins	$V_{\text{IN}} = V_{\text{DD}}$	_	40	_	kΩ	
INPD' /	down resistor	PA10		_	10	_	L/77	

<sup>(1).</sup> Based on characterization, not tested in production.

#### 4.13. ADC characteristics

Table 4-23. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage	_	2.6	3.3	3.6	V
$V_{IN}^{(1)}$	ADC input voltage range	_	0	_	V <sub>REF+</sub>	V
f <sub>ADC</sub> <sup>(1)</sup>	ADC clock	_	0.6	_	14	MHz
		12-bit	0.04	_	1	
f <sub>S</sub> <sup>(1)</sup>	Sampling rate	10-bit	0.05	_	1.17	MSPS
		8-bit	0.06	_	1.4	

<sup>(2).</sup> Guaranteed by design, not tested in production.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		6-bit	0.08	_	1.75	
V <sub>AIN</sub> <sup>(1)</sup>	Analog input voltage	16 external; 2 internal	0	_	$V_{\text{DDA}}$	V
V <sub>REF+</sub> <sup>(2)</sup>	Positive Reference Voltage	_	2.4	_	$V_{\text{DDA}}$	V
V <sub>REF-</sub> (2)	Negative Reference Voltage	_	_	Vssa		V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <u>Equation 1</u>	_	_	320	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Input sampling switch resistance	_	_	_	0.55	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Input sampling capacitance	No pin/pad capacitance included	_		5.5	pF
ts <sup>(2)</sup>	Sampling time	$f_{ADC} = 14 \text{ MHz}$	0.1	_	17.1	μs
	Total assurancian	12-bit	_	14		
t <sub>CONV</sub> (2)	Total conversion time(including sampling	10-bit	_	12		1/ f <sub>ADC</sub>
ICONV. 7	time(including sampling time)	8-bit		10		1/ TADC
	uiile)	6-bit		8	_	
tsu <sup>(2)</sup>	Startup time	_	_	_	1	μs

<sup>(1).</sup> Based on characterization, not tested in production.

$$\textit{Equation 1}: \ \mathsf{R}_{\mathsf{AIN}} \ \mathsf{max} \ \mathsf{formula} \ \ \mathsf{R}_{\mathsf{AIN}} \! < \! \frac{\mathsf{T}_{\mathsf{S}}}{\mathsf{f}_{\mathsf{ADC}} ^* \mathsf{C}_{\mathsf{ADC}} ^* \mathsf{In}(2^{\mathsf{N}+2})} \! - \! \mathsf{R}_{\mathsf{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-24. ADC  $R_{AIN}$  max for  $f_{ADC} = 14$  MHz<sup>(1)</sup>

T <sub>s</sub> (cycles)	t <sub>s</sub> (us)	R <sub>AINmax</sub> (kΩ)
1.5	0.11	1.46
7.5	0.54	9.49
13.5	0.96	17.5
28.5	2.04	37.6
41.5	2.96	55
55.5	3.96	73.7
71.5	5.11	95
239.5	17.11	320

<sup>(1).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.



## 4.14. Temperature sensor characteristics

Table 4-25. Temperature sensor characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
TL	V <sub>SENSE</sub> linearity with temperature	_	±1.5	_	°C
Avg_Slope	Average slope	_	4.1	_	mV/°C
V <sub>25</sub>	Voltage at 25 °C	_	1.45	_	V
tstart	Startup time	_	_	_	μs
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

<sup>(1).</sup> Based on characterization, not tested in production.

#### 4.15. DAC characteristics

Table 4-26. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage	_	2.6	3.3	3.6	٧
V <sub>REF+</sub> <sup>(2)</sup>	Positive Reference Voltage	_	2.4	_	$V_{\text{DDA}}$	٧
V <sub>REF-</sub> (2)	Negative Reference Voltage	ı	l	V <sub>SSA</sub>	l	٧
R <sub>LOAD</sub> <sup>(2)</sup>	Load resistance	Resistive load with buffer ON	5	_		kΩ
Ro <sup>(2)</sup>	Impedance output with buffer OFF	_	-	_	15	kΩ
C <sub>LOAD</sub> <sup>(2)</sup>	Load capacitance	No pin/pad capacitance included	l	_	50	pF
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer ON		0.2	_		٧
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer ON	_	_	_	V <sub>DDA</sub> -	V
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer OFF	_	_	0.5		mV
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer OFF	_	_	_	V <sub>DDA</sub> -	V
I <sub>DDA</sub> <sup>(1)</sup>	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, $V_{REF+} = 3.6 \; V$ With no load, worst	_	470	_	μΑ
		code(0xF1C) on the input, $V_{REF+} = 3.6 \text{ V}$	_	570	_	μΑ
I <sub>DDVREF+</sub> (1)	DAC current consumption	With no load, middle	_	90	_	μA

<sup>(2).</sup> Shortest sampling time can be determined in the application by multiple iterations.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	in quiescent mode	code(0x800) on the input,				
		$V_{REF+} = 3.6 \text{ V}$				
		With no load, worst				
		code(0xF1C) on the input,	_	298	_	μΑ
		$V_{REF+} = 3.6 \text{ V}$				
DNL <sup>(1)</sup>	Differential non-linearity	DAC in 12-bit mode			±3	LSB
DINL	error	DAC III 12-bit filode		_	±S	LOD
INL <sup>(1)</sup>	Integral non-linearity	DAC in 12-bit mode	_	_	±4	LSB
Offset <sup>(1)</sup>	Offset error	DAC in 12-bit mode	_	_	±12	LSB
GE <sup>(1)</sup>	Gain error	DAC in 12-bit mode	_	_	±0.5	%
T <sub>setting</sub> (1)	Settling time	$C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$		0.3	1	ш
I setting\	Setting time	kΩ		0.3	,	μs
T <sub>wakeup</sub> <sup>(2)</sup>	Wakeup from off state			5	10	μs
Update	Max frequency for a correct	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5$				
rate <sup>(2)</sup>	DAC_OUT change from	$k\Omega$	_	_	4	MS/s
rate(=/	code i to i ± 1 LSBs	K12				
PSRR <sup>(2)</sup>	Power supply rejection		55	80		dB
FSKK(-)	ratio (to V <sub>DDA</sub> )		55	00		ub

<sup>(1).</sup> Based on characterization, not tested in production.

#### 4.16. I2C characteristics

Table 4-27. I2C characteristics(1)(2)(3)

Symbol	Parameter	Conditions	Standard mode		Fast mode		Fast mode plus		Unit
			Min	Max	Min	Max	Min	Max	
t <sub>SCL(H)</sub>	SCL clock high time		4.0	_	0.6	_	0.2	_	μs
tscl(L)	SCL clock low time	_	4.7	_	1.3	_	0.5	_	μs
t <sub>su(SDA)</sub>	SDA setup time	_	2	_	0.8	_	0.1	_	μs
t <sub>h(SDA)</sub>	SDA data hold time		250	_	250	_	130	_	ns
$t_{r(SDA/SCL)}$	SDA and SCL rise time		_	1000	20	300	_	120	ns
t <sub>f(SDA/SCL)</sub>	SDA and SCL fall time	_	4	300	4	300	4	120	ns
t <sub>h(STA)</sub>	Start condition hold time	_	4.0	_	0.6	_	0.26	_	μs
<b>t</b> (0=1)	Repeated Start condition								
t <sub>s(STA)</sub>	setup time								
t <sub>s(STO)</sub>	Stop condition setup time								
<b>t</b>	Stop to Start condition								
t <sub>buff</sub>	time (bus free)								

<sup>(1).</sup> Guaranteed by design, not tested in production.

<sup>(2).</sup> Guaranteed by design, not tested in production.


<sup>(2).</sup> To ensure the standard mode I2C frequency, f<sub>PCLK1</sub> must be at least 2 MHz, To ensure the fast mode I2C frequency, f<sub>PCLK1</sub> must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f<sub>PCLK1</sub> must be at least a multiple of



10 MHz.

(3). The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-5. I2C bus timing diagram



#### 4.17. SPI characteristics

Table 4-28. Standard SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f <sub>SCK</sub>	SCK clock frequency	_		_	27	MHz			
tsck(H)	SCK clock high time	Master mode, f <sub>PCLKx</sub> = 108 MHz, presc = 8	35	37	39	ns			
tsck(L)	SCK clock low time	Master mode, f <sub>PCLKx</sub> = 108 MHz, presc = 8	35	37	39	ns			
	SPI master mode								
t∨(MO)	Data output valid time	_	l	7	_	ns			
t <sub>SU(MI)</sub>	Data input setup time	_	1	_		ns			
t <sub>H(MI)</sub>	Data input hold time	_	0	_		ns			
		SPI slave mode							
tsu(NSS)	NSS enable setup time	f <sub>PCLK</sub> = 54 MHz	0		_	ns			
t <sub>H(NSS)</sub>	NSS enable hold time	f <sub>PCLK</sub> = 54 MHz	1			ns			
t <sub>A(SO)</sub>	Data output access time	_	_	9	_	ns			
t <sub>DIS(SO)</sub>	Data output disable time	_	_	8	_	ns			
tv(so)	Data output valid time	_	_	10	_	ns			
t <sub>H(SO)</sub>	Data output hold time	_	_	10	_	ns			
tsu(si)	Data input setup time	_	0	_	_	ns			
t <sub>H(SI)</sub>	Data input hold time	_	1	_	_	ns			

<sup>(1).</sup> Based on characterization, not tested in production.







Figure 4-6. SPI timing diagram - master mode

Figure 4-7. SPI timing diagram - slave mode



## 4.18. I2S characteristics


Table 4-29. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fck	Clock frequency	Master mode (data: 16 bits,	3.070	3.072	3.074	MHz
ick Clock freque		Audio frequency = 96 kHz)				

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Slave mode	_	10	_	
tн	Clock high time		_	162	_	ns
t∟	Clock low time	_	_	163	_	ns
t <sub>V(WS)</sub>	WS valid time	Master mode	_	2	_	ns
t <sub>H(WS)</sub>	WS hold time	Master mode	_	2	_	ns
t <sub>SU(WS)</sub>	WS setup time	Slave mode	0	_	_	ns
t <sub>H(WS)</sub>	WS hold time	Slave mode	1	_	_	ns
DuCy <sub>(SCK)</sub>	I2S slave input clock duty cycle	Slave mode	_	50	_	%
tsu(sd_mr)	Data input setup time	Master mode	3	_	_	ns
t <sub>su(SD_SR)</sub>	Data input setup time	Slave mode	0	_	_	ns
th(SD_MR)	Data input hold time	Master receiver	0	_	_	ns
th(SD_SR)	Data input hold time	Slave receiver	1	_	_	ns
tv(SD_ST)	Data output valid time	Slave transmitter (after enable edge)	_	12	_	ns
th(SD_ST)	Data output hold time	Slave transmitter (after enable edge)	_	10	_	ns
t <sub>v(SD_MT)</sub>	Data output valid time	Master transmitter (after enable edge)	_	10	_	ns
th(SD_MT)	Data output hold time	Master transmitter (after enable edge)	_	7	_	ns

<sup>(1).</sup> Guaranteed by design, not tested in production.

Figure 4-8. I2S timing diagram - master mode



<sup>(2).</sup> Based on characterization, not tested in production.






Figure 4-9. I2S timing diagram - slave mode

#### 4.19. USART characteristics

Table 4-30. USART0 characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f <sub>PCLKx</sub> = 108 MHz	_		54	MHz
tsck(H)	SCK clock high time	f <sub>PCLKx</sub> = 108 MHz	4.63	_	_	ns
t <sub>SCK(L)</sub>	SCK clock low time	f <sub>PCLKx</sub> = 108 MHz	4.63	_	_	ns

<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-31. USART1-2/UART3-4 characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f <sub>PCLKx</sub> = 108 MHz	_	_	54	MHz
tsck(H)	SCK clock high time	f <sub>PCLKx</sub> = 108 MHz	9.26	_	_	ns
tsck(L)	SCK clock low time	f <sub>PCLKx</sub> = 108 MHz	9.26	_	_	ns

<sup>(1).</sup> Guaranteed by design, not tested in production.

#### 4.20. CAN characteristics

Refer to <u>Table 4-22. I/O port DC characteristics</u>(1) for more details on the input/output alternate function characteristics (CANTX and CANRX).



#### 4.21. USBFS characteristics

Table 4-32. USBFS start up time

Symbol	Parameter	Max	Unit
tstartup <sup>(1)</sup>	USBFS startup time	1	μs

<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-33. USBFS DC electrical characteristics

Symbol		Parameter	Conditions	Min	Тур	Max	Unit
	$V_{\text{DD}}$	USBFS operating voltage		3		3.6	V
Input	V <sub>DI</sub>	Differential input sensitivity	I(USBDP, USBDM)	0.2	_	_	
levels <sup>(1)</sup>	Vсм	Differential common mode range	Includes V <sub>DI</sub> range	0.8	_	2.5	V
	Vse	Single ended receiver threshold	_	1.3	_	2.0	
Output	Vol	Static output level low	$R_L$ of 1.55 $k\Omega$ to 3.3 $V$	_	0.04	0.3	V
levels(2)	Vон	Static output level high	R <sub>L</sub> of 21 kΩ to V <sub>SS</sub>	2.8	3.3	3.6	V


<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-34. USBFS electrical characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>t</b> <sub>R</sub>	Rise time	CL = 50 pF	4	_	20	ns
t <sub>F</sub>	Fall time	CL = 50 pF	4	_	20	ns
t <sub>RFM</sub>	Rise / fall time matching	t <sub>R</sub> / t <sub>F</sub>	90	_	110	%
VCRS	Output signal crossover voltage	_	1.3	_	2.0	V

<sup>(1).</sup> Guaranteed by design, not tested in production.

Figure 4-10. USBFS timings: definition of data signal rise and fall time



#### 4.22. EXMC characteristics

Table 4-35. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	64.1	66.1	ns
tv(NOE_NE)	EXMC_NEx low to EXMC_NOE low	26.9	_	ns
t <sub>w(NOE)</sub>	t <sub>w(NOE)</sub> EXMC_NOE low time		38.2	ns

<sup>(2).</sup> Based on characterization, not tested in production.



Symbol	Parameter	Min	Max	Unit
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
t <sub>v(A_NOE)</sub>	Address hold time after EXMC_NOE high	0	_	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	ı	ns
t <sub>h(BL_NOE)</sub>	EXMC_BL hold time after EXMC_NOE high	0	ı	ns
t <sub>su(DATA_NE)</sub>	Data to EXMC_NEx high setup time	37.2		ns
t <sub>su(DATA_NOE)</sub>	Data to EXMC_NOEx high setup time	37.2	ı	ns
t <sub>h(DATA_NOE)</sub>	Data hold time after EXMC_NOE high	0	_	ns
th(DATA_NE)	Data hold time after EXMC_NEx high	0	_	ns
t <sub>v(NADV_NE)</sub>	EXMC_NEx low to EXMC_NADV low	0	_	ns
tw(NADV)	EXMC_NADV low time	8.3	10.3	ns
Th(AD_NADV)	EXMC_AD(address) valid hold time after	8.3	10.3	ns
	EXMC_NADV high			

<sup>(1).</sup>  $C_L = 30 pF$ .

Table 4-36. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	45.5	47.5	ns
tv(nwe_ne)	EXMC_NEx low to EXMC_NWE low	8.3	_	ns
t <sub>w(NWE)</sub>	EXMC_NWE low time	26.9	28.9	ns
th(NE_NWE)	EXMC_NWE high to EXMC_NE high hold time	8.3	_	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	8.3	10.3	ns
t <sub>h(AD_NADV)</sub>	EXMC_AD(address) valid hold time after  EXMC_NADV high	8.3	_	ns
t <sub>h(A_NWE)</sub>	Address hold time after EXMC_NWE high	8.3	_	ns
th(BL_NWE)	EXMC_BL hold time after EXMC_NWE high	8.3	_	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	_	ns
t <sub>v(DATA_NADV)</sub>	EXMC_NADV high to DATA valid	8.3	_	ns
th(DATA_NWE)	ATA_NWE) Data hold time after EXMC_NWE high		_	ns

<sup>(1).</sup>  $C_L = 30 \text{ pF}.$ 

#### 4.23. TIMER characteristics

Table 4-37. TIMER characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>res</sub>	Timer resolution time	_	1	_	t <sub>TIMERx</sub> CLK

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(3).</sup> Based on configure:  $f_{HCLK} = 108 \text{ MHz}$ , AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

<sup>(2).</sup> Guaranteed by design, not tested in production.

<sup>(3).</sup> Based on configure: f<sub>HCLK</sub> = 108 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Symbol	Parameter	Conditions	Min	Max	Unit
		ftimerxclk = 108 MHz	9.26		ns
fехт	Timer external clock	_	0	f <sub>TIMERxCLK</sub> / 2	MHz
IEXI	frequency	f <sub>TIMERxCLK</sub> = 108 MHz	0	54	MHz
RES	Timer resolution	_		16	bit
	16-bit counter clock period	_	1	65536	t <sub>TIMERxCLK</sub>
tcounter	when internal clock is selected	f <sub>TIMERXCLK</sub> = 108 MHz	0.0093	607	μs
t	Maximum pagaible count	_		65536x65536	ttimerxclk
tmax_count	Maximum possible count	ftimerxclk = 108 MHz		39.8	S

<sup>(1).</sup> Guaranteed by design, not tested in production.

#### 4.24. WDGT characteristics

Table 4-38. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.1	409.6	
1/8	001	0.2	819.2	
1/16	010	0.4	1638.4	
1/32	011	0.8	3276.8	ms
1/64	100	1.6	6553.6	
1/128	101	3.2	13107.2	
1/256	110 or 111	6.4	26214.4	

<sup>(1).</sup> Guaranteed by design, not tested in production.

Table 4-39. WWDGT min/max timeout value at 54 MHz (f<sub>PCLK1</sub>) (1)

(10211)					
Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	75.8		4.85	
1/2	01	151.7		9.7	ma
1/4	10	303.4	μs	19.4	ms
1/8	11	606.8		38.8	

<sup>(1).</sup> Guaranteed by design, not tested in production.

#### 4.25. Parameter conditions


Unless otherwise specified, all values given for  $V_{DD}$  =  $V_{DDA}$  = 3.3 V,  $T_A$  = 25 °C.



# 5. Package information

## 5.1. LQFP100 package outline dimensions

Figure 5-1. LQFP100 package outline






Table 5-1. LQFP100 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
D	15.80	16.0	16.20
D1	13.90	14.0	14.10
Е	15.80	16.0	16.20
E1	13.90	14.0	14.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	0.6	0.75
L1 —		1.0 REF	_



Symbol	Min	Тур	Max
b	0.18	0.20	0.26
b1	0.17	0.20	0.23
eB	15.05	_	15.35
е	_	0.50 BSC	_

(Original dimensions are in millimeters)



# 5.2. LQFP64 package outline dimensions

Figure 5-2. LQFP64 package outline




Table 5-2. LQFP64 package dimensions

Symbol	Min	Тур	Max
A	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
Е	11.80	12.00	12.20
E1	9.90	10.00	10.10
θ	0°	3.5°	7°
С	0.13	_	0.17
L	0.45	0.60	0.75
L1	_	1.00 REF	_
b	0.17	0.20	0.27
е		0.50 BSC	_
eB	11.25	_	11.45

(Original dimensions are in millimeters)



## 5.3. LQFP48 package outline dimensions

Figure 5-3. LQFP48 package outline




Table 5-3. LQFP48 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
Е	8.80	9.00	9.20
eB	8.10	_	8.25
E1	6.90	7.00	7.10
е		0.50 BSC	



Symbol	Min	Тур	Max
L	0.45	_	0.75
L1		1.00REF	
θ	0	_	7°

(Original dimensions are in millimeters)



## 5.4. QFN36 package outline dimensions

Figure 5-4. QFN36 package outline




Table 5-4. QFN36 package dimensions

Symbol	Min	Тур	Max	
А	0.8	0.85	0.90	
A1	0.00	0.02	0.05	
b	0.18	0.23	0.30	
b1	0.16 REF			
С	0.18	0.20	0.23	
D	5.90	6.00	6.10	
D2	3.80	3.90	4.00	
Nd	3.95	4.00	4.05	
е	0.50 BSC			
Е	5.90	6.00	6.10	
E2	3.80	3.90	4.00	
Ne	3.95	4.00	4.05	
L	0.50	0.55	0.60	
L1	0.10 REF			
h	0.30	0.35	0.40	

(Original dimensions are in millimeters)



# 6. Ordering information

Table 6-1. Part ordering code for GD32VF103xx devices

Oudovina ando	Floor (VD)	Dookses	Deales as time	Temperature
Ordering code	Flash (KB)	Package	Package type	operating range
GD32VF103T4U6	16	QFN36	Green	Industrial
GD32VF1031400	10		Green	-40 °C to +85 °C
GD32VF103T6U6	32	QFN36	Green	Industrial
GD32V1 1031000	32		Green	-40 °C to +85 °C
GD32VF103T8U6	64	QFN36	Green	Industrial
GD32V1 1031000	04	Q1 1450	Oreen	-40 °C to +85 °C
GD32VF103TBU6	128	QFN36	Green	Industrial
GD32VI 1031B00	120	Q1 1450	Green	-40 °C to +85 °C
GD32VF103C4T6	16	LQFP48	Green	Industrial
GD32V1 103C410	10	LQII 40	Green	-40 °C to +85 °C
GD32VF103C6T6	32	I OED48	Green	Industrial
GD32VF103C010	32	LQFP48	Green	-40 °C to +85 °C
GD32VF103C8T6	64	LQFP48	Green	Industrial
GD32VF103C810	04	LQFF46	Green	-40 °C to +85 °C
GD32VF103CBT6	128	LQFP48	Green	Industrial
GD32VI 103CB10	120	LQII 40	Green	-40 °C to +85 °C
GD32VF103R4T6	16	LQFP64	Green	Industrial
GD32V1 1031(410	10	LQIT 04	Green	-40 °C to +85 °C
GD32VF103R6T6	32	LQFP64	Green	Industrial
GD32 V1 1031(010	32	LQI104	Oreen	-40 °C to +85 °C
GD32VF103R8T6	64	LQFP64	Green	Industrial
GD32VF103R610	04	LQFF04	Green	-40 °C to +85 °C
GD32VF103RBT6	128	LQFP64	Green	Industrial
GD32V1 103NB10	120	LQFP64	Green	-40 °C to +85 °C
GD32VF103V8T6	64	LQFP100	Green	Industrial
GD32 VI 103 VO 10	04		Green	-40 °C to +85 °C
GD32VF103VBT6	128	LQFP100	Green	Industrial
GD32VI 103VB10	120	LQITIOU	Gleen	-40 °C to +85 °C



# 7. Revision History

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jun.5, 2019
	Clock tree modification, the factor for CK_CST changes	
1.1	from 8 to 4, refers to Clock tree;	Sep.16,2019
1.1	2. Add I2C fast mode plus related information, refers to I2C	Зер. 10,2019
	characteristics.	
	Chapter <u>Electrical characteristics</u> electrical	
	characteristics update;	
1.2	Chapter <u>Package information</u> package information	Feb.15,2020
1.2	update;	1 60.13,2020
	Delete the PD0,PD1 remap to OSC pins information in	
	packages no less than100 pins, refers to Pin definitions.	
	Chapter <u>PLL characteristics</u> modification;	
	2. Add description of V <sub>REF+</sub> and V <sub>REF-</sub> connection in chapter	
	Analog to digital converter (ADC);	
	Modify the LDO mode conditions in Table <u>Table 4-7.</u>	
1.3	Power consumption characteristics (2)(3)(4)(5);	Dec.15,2020
	4. Delete EXMC characteristics comments in chapter <b>EXMC</b>	
	characteristics.	
	5. T <sub>STG</sub> range changes to -65°C~+150°C in <u>Table 4-1.</u>	
	Absolute maximum ratings(1)(4).	
	1. Add I2C, SPI, I2S timing diagrams, refers to I2C	
1.4	characteristics, SPI characteristics and I2S	Mar.29,2021
	<u>characteristics</u> .	



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2021 GigaDevice – All rights reserved