GigaDevice Semiconductor Inc.

GD32F205xx Arm® Cortex®-M3 32-bit MCU

Datasheet



Table of Contents

Та	ble d	of Contents	1
Li	st of	Figures	. 3
Li	st of	Tables	. 4
1.	Ge	neral description	. 5
2.	De	vice overview	. 6
	2.1.	Device information	. 6
	2.2.	Block diagram	. 8
	2.3.	Pinouts and pin assignment	9
	2.4.	Memory map	12
	2.5.	Clock tree	15
	2.6.	Pin definitions	16
	2.6.	1. GD32F205Zx LQFP144 pin definitions	16
	2.6.	2. GD32F205Vx LQFP100 pin definitions	25
	2.6.	3. GD32F205Rx LQFP64 pin definitions	31
3.	Fu	nctional description	35
	3.1.	Arm® Cortex®-M3 core	35
	3.2.	On-chip memory	35
	3.3.	Clock, reset and supply management	36
	3.4.	Boot modes	36
	3.5.	Power saving modes	37
	3.6.	Analog to digital converter (ADC)	37
	3.7.	Digital to analog converter (DAC)	38
	3.8.	DMA	38
	3.9.	General-purpose inputs/outputs (GPIOs)	38
	3.10.	Timers and PWM generation	39
	3.11.	Real time clock (RTC) and backup registers	40
	3.12.	Inter-integrated circuit (I2C)	40
	3.13.	Serial peripheral interface (SPI)	41
	3.14.	Universal synchronous/asynchronous receiver transmitter (USART/UART)	41
	3.15.	Inter-IC sound (I2S)	41



	3.16.	Universal serial bus full-speed interface (USBFS)	42
	3.17.	Controller area network (CAN)	42
	3.18.	External memory controller (EXMC)	42
	3.19.	Secure digital input and output card interface (SDIO)	43
	3.20.	TFT LCD interface (TLI)	43
	3.21.	Debug mode	43
	3.22.	Package and operation temperature	43
4.	Ele	ctrical characteristics	44
	4.1.	Absolute maximum ratings	44
	4.2.	Recommended DC characteristics	44
	4.3.	Power consumption	44
	4.4.	EMC characteristics	45
	4.5.	Power supply supervisor characteristics	46
	4.6.	Electrical sensitivity	47
	4.7.	External clock characteristics	48
	4.8.	Internal clock characteristics	49
	4.9.	PLL characteristics	49
	4.10.	Memory characteristics	50
	4.11.	GPIO characteristics	50
	4.12.	ADC characteristics	51
	4.13.	DAC characteristics	51
	4.14.	I2C characteristics	51
	4.15.	SPI characteristics	52
5.	Pac	kage information	53
	5.1.	LQFP package outline dimensions	53
6.	Orc	lering information	55
7.	Rev	vision history	56



List of Figures

Figure 2-1. GD32F205xx block diagram	8
Figure 2-2. GD32F205Zx LQFP144 pinouts	
Figure 2-3. GD32F205Vx LQFP100 pinouts	10
Figure 2-4. GD32F205Rx LQFP64 pinouts	11
Figure 2-5. GD32F205xx clock tree	15
Figure 5-1. LQFP package outline	53



List of Tables

Table 2-1. GD32F205xx devices features and peripheral list	6
Table 2-2 GD32F205xx memory map	12
Table 2-3. GD32F205Zx LQFP144 pin definitions	16
Table 2-4. GD32F205Vx LQFP100 pin definitions	25
Table 2-5. GD32F205Rx LQFP64 pin definitions	31
Table 4-1. Absolute maximum ratings	44
Table 4-2. DC operating conditions	44
Table 4-3. Power consumption characteristics	44
Table 4-4. EMS characteristics	46
Table 4-5. EMI characteristics	46
Table 4-6. Power supply supervisor characteristics	46
Table 4-7. ESD characteristics	47
Table 4-8. Static latch-up characteristics	47
Table 4-9. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	48
Table 4-10. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	48
Table 4-11. High speed internal clock (IRC8M) characteristics	49
Table 4-12. Low speed internal clock (IRC40K) characteristics	49
Table 4-13. PLL characteristics	49
Table 4-14. Flash memory characteristics	50
Table 4-15. I/O port characteristics	50
Table 4-16. ADC characteristics	51
Table 4-17. DAC characteristics	51
Table 4-18. I2C characteristics	51
Table 4-19. Standard SPI characteristics	52
Table 5-1. LQFP package dimensions	54
Table 6-1. Part ordering code for GD32F205xx devices	55
Table 7-1. Revision history	56



1. General description

The GD32F205xx device belongs to the performance line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M3 RISC core with best cost-performance ratio in terms of processing capacity, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F205xx device incorporates the Arm® Cortex®-M3 32-bit processor core operating at 120 MHz frequency with flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip flash memory and 256 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2 MSPS ADCs, two 12-bit DACs, up to ten 16-bit general timers, two 16-bit basic timers plus two 16-bit PWM advanced timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, four USARTs and four UARTs, two I2Ss, two CANs, a SDIO, a USBFS. Additional peripherals as TFT-LCD Interface (TLI) and EXMC interface with SDRAM extension support are included.

The device operates from a 2.6 to 3.6V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F205xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, automotive navigation and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F205xx devices features and peripheral list

Part Number					GD32	PF205xx			
		RC	RE	RG	RK	vc	VE	VG	VK
	Fast area (KB)	256	512	384	384	256	512	384	384
Flash	Normal area (KB)	0	0	640	2688	0	0	640	2688
_	Total (KB)	256	512	1024	3072	256	512	1024	3072
	SRAM (KB)	128	128	256	256	128	128	256	256
	General timer (16-bit)	10	10	10	10	10	10	10	10
	Advanced timer (16-bit)	2	2	2	2	2	2	2	2
Timers	SysTick	1	1	1	1	1	1	1	1
Ė	Basic timer (16- bit)	2	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)
	Watchdog	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1
	USART	4	4	4	4	4	4	4	4
	UART	2 (3-4)	2 (3-4)	2 (3-4)	2 (3-4)	4 (3-4,6-7)	4 (3-4,6-7)	4 (3-4,6-7)	4 (3-4,6-7)
	I2C	3	3	3	3	3	3	3	3
Connectivity	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2
Con	SDIO	1	1	1	1	1	1	1	1
	CAN	2	2	2	2	2	2	2	2
	USBFS	1	1	1	1	1	1	1	1
	TLI	0	0	0	0	1	1	1	1
	GPIO	51	51	51	51	82	82	82	82
	EXMC/SDRAM	0/0	0/0	0/0	0/0	1/0	1/0	1/0	1/0
	ADC (CHs)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)
	DAC	2	2	2	2	2	2	2	2



B	GD32F205xx							
Part Number	RC	RE	RG	RK	VC	VE	VG	VK
Package		LQFP64			LQFP100			


Table 2-1. GD32F205xx devices features and peripheral list (continued)

			GD32F2	205xx	
	Part Number	zc	ZE	ZG	ZK
	Code area (KB)	256	512	384	384
Flash	Data area (KB)	0	0	640	2688
	Total (KB)	256	512	1024	3072
	SRAM (KB)	128	128	256	256
	General timer (16-	10	10	10	10
	bit)	(1-4,8-13)	(1-4,8-13)	(1-4,8-13)	(1-4,8-13)
	Advanced timer	2	2	2	2
	(16-bit)	(0,7)	(0,7)	(0,7)	(0,7)
Timers	SysTick	1	1	1	1
Ē	Basic timer (16-	2	2	2	2
	bit)	(5,6)	(5,6)	(5,6)	(5,6)
	Watchdog(16-bit)	2	2	2	2
	RTC	1	1	1	1
	USART	4	4	4	4
	UART	4	4	4	4
	I2C	3	3	3	3
/ity	SPI/I2S	3/2	3/2	3/2	3/2
⇒cti⁄	3PI/I23	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)
Connectivity	SDIO	1	1	1	1
U	CAN	2	2	2	2
	USBFS	1	1	1	1
	TLI	1	1	1	1
	GPIO	114	114	114	114
EXMC/SDRAM ADC (CHs)		1/1	1/1	1/1	1/1
		3(24)	3(24)	3(24)	3(24)
	DAC	2	2	2	2
	Package		LQFP	144	•



2.2. Block diagram

Figure 2-1. GD32F205xx block diagram





2.3. Pinouts and pin assignment

Figure 2-2. GD32F205Zx LQFP144 pinouts






Figure 2-3. GD32F205Vx LQFP100 pinouts







Figure 2-4. GD32F205Rx LQFP64 pinouts





2.4. Memory map

Table 2-2 GD32F205xx memory map

Pre-defined Regions	Bus	Address	Peripherals
		0xC000 0000 - 0xDFFF FFFF	EXMC - SDRAM
External	- AHB	0xA000 1000 - 0xBFFF FFFF	Reserved
Device		0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
		0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
RAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
	AHB2	0x5004 0000 - 0x5FFF FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4002 3400 - 0x4FFF FFFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
	ALID4	0x4002 2000 - 0x4002 23FF	FMC
	AHB1	0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0800 - 0x4002 0FFF	Reserved
		0x4002 0400 - 0x4002 07FF	DMA0
		0x4002 0000 - 0x4002 03FF	DMA1
		0x4001 8400 - 0x4001 FFFF	Reserved
		0x4001 8000 - 0x4001 83FF	SDIO
		0x4001 7800 - 0x4001 7FFF	Reserved
		0x4001 7400 - 0x4001 77FF	GPIOH
Peripheral		0x4001 7000 - 0x4001 73FF	USART5
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	TLI
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	TIMER10
	ADDO	0x4001 5000 - 0x4001 53FF	TIMER9
	APB2	0x4001 4C00 - 0x4001 4FFF	TIMER8
		0x4001 4000 - 0x4001 4BFF	Reserved
		0x4001 3C00 - 0x4001 3FFF	ADC2
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	GPIOG



Pre-defined			ZI ZUJAA Datasiice
Regions	Bus	Address	Peripherals
		0x4001 1C00 - 0x4001 1FFF	GPIOF
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
		0x4000 C400 - 0x4000 FFFF	Reserved
		0x4000 C000 - 0x4000 C3FF	I2C2
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	UART7
		0x4000 7800 - 0x4000 7BFF	UART6
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 5C00 - 0x4000 63FF	USBFS/CAN shared
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
	APB1	0x4000 4800 - 0x4000 4BFF	USART2
	7(1)	0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3




Pre-defined Regions	Bus	Address	Peripherals
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2004 0000 - 0x3FFF FFFF	Reserved
SRAM	AHB	0x2002 0000 - 0x2003 FFFF	SRAM2(128KB)
SKAIVI	AHB	0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)
	АНВ	0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF B000 - 0x1FFF F7FF	System memory
Code		0x0830 0000 - 0x1FFF AFFF	Reserved
Code	ALID	0x0800 0000 - 0x082F FFFF	Main flash(3072KB)
			Aliased to flash or system
		0x0000 0000 - 0x07FF FFFF	memory according to BOOT
			pins configuration



2.5. Clock tree

Figure 2-5. GD32F205xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator




2.6. Pin definitions

2.6.1. GD32F205Zx LQFP144 pin definitions


Table 2-3. GD32F205Zx LQFP144 pin definitions

Table 2-3. G		Pin I/O			
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
		Турс	Level	Default: PE2	
PE2	1	I/O	5VT	Alternate: TRACECK, EXMC_A23	
				Default: PE3	
PE3	2	I/O	5VT	Alternate: TRACED0, EXMC_A19	
				Default: PE4	
PE4	3	I/O	5VT	Alternate:TRACED1, EXMC_A20	
				Remap: TLI_B0	
				Default: PE5	
PE5	4	I/O	5VT	Alternate:TRACED2, EXMC_A21	
				Remap: TIMER8_CH0, TLI_G0	
				Default: PE6	
PE6	5	I/O	5VT	Alternate:TRACED3, EXMC_A22	
				Remap: TIMER8_CH1, TLI_G1	
V_{BAT}	6	Р		Default: V _{BAT}	
PC13-				D (14 DO40	
TAMPER-	7	I/O		Default: PC13	
RTC				Alternate: TAMPER-RTC	
PC14-				Default: PC14	
OSC32IN	8	I/O		Alternate: OSC32IN	
PC15-				Default: PC15	
OSC32OUT	9	I/O		Alternate: OSC32OUT	
				Default: PF0	
PF0	10	10 I/O	5VT	Alternate: EXMC_A0	
				Remap: I2C1_SDA	
				Default: PF1	
PF1	11	I/O	5VT	Alternate: EXMC_A1	
				Remap: I2C1_SCL	
				Default: PF2	
PF2	12	I/O	5VT	Alternate: EXMC_A2	
				Remap: I2C1_SMBA	
PF3	13	I/O	5VT	Default: PF3	
113	13	1/0	J V I	Alternate: EXMC_A3, ADC2_IN9	
PF4	14	I/O	5VT	Default: PF4	
	' '		J V 1	Alternate: EXMC_A4,ADC2_IN14	
PF5	15	I/O	5VT	Default: PF5	
. , ,				Alternate: EXMC_A5,ADC2_IN15	
V _{SS_5}	16	Р		Default: V _{SS_5}	
V_{DD_5}	17	Р		Default: V _{DD_5}	






				GD32F203XX DataSHEE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PF6
PF6	18	I/O		Alternate: ADC2_IN4, EXMC_NIORD
				Remap: TIMER9_CH0, UART6_RX
				Default: PF7
PF7	19	I/O		Alternate: ADC2_IN5, EXMC_NREG
				Remap: TIMER10_CH0, UART6_TX
				Default: PF8
PF8	20	I/O		Alternate: ADC2_IN6, EXMC_NIOWR
				Remap: TIMER12_CH0
				Default: PF9
PF9	21	I/O		Alternate: ADC2_IN7, EXMC_CD
				Remap: TIMER13_CH0
				Default: PF10
PF10	22	I/O		Alternate: ADC2_IN8, EXMC_INTR
				Remap: TLI_DE
OSCIN	23	ı		Default: OSCIN
000111	20	•		Remap: PH0
OSCOUT	24	0		Default: OSCOUT
000001	27			Remap: PH1
NRST	25	I/O		Default: NRST
		26 I/O		Default: PC0
PC0	26			Alternate: ADC012_IN10
				Remap: EXMC_SDNWE
PC1	27	I/O		Default: PC1
101		1/0		Alternate: ADC012_IN11
				Default: PC2
PC2	28	I/O		Alternate: ADC012_IN12
				Remap: EXMC_SDNE0, SPI1_MISO
				Default: PC3
PC3	29	I/O		Alternate: ADC012_IN13
				Remap: EXMC_SDCKE0, SPI1_MOSI, I2S1_SD
Vssa	30	Р		Default: V _{SSA}
V _{REF} -	31	Р		Default: V _{REF} -
V _{REF+}	32	Р		Default: V _{REF+}
V _{DDA}	33	Р		Default: V _{DDA}
				Default: PA0
PA0-WKUP	24	I/O		Alternate: WKUP, USART1_CTS, ADC012_IN0,
PAU-WKUP	34	1/0		TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
				Remap: UART3_TX
				Default: PA1
PA1	Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1	Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1,		
FAI	35	1/0		TIMER4_CH1
				Remap: UART3_RX
PA2	36	I/O		Default: PA2
1 7/2	50	1/0		Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2,






				GD32F203XX DataSilee
Pin Name	Pins	Pin	I/O	Functions description
1 III Namo		Type ⁽¹⁾	Level ⁽²⁾	Tunotione description
				TIMER4_CH2, TIMER8_CH0, SPI0_IO3
				Default: PA3
				Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3,
PA3	37	I/O		TIMER4_CH3, TIMER8_CH1, SPI0_IO4
				Remap: TLI_B5
V _{SS_4}	38	Р		Default: Vss_4
V _{DD_4}	39	P		Default: V _{DD_4}
▼	- 00	•		Default: PA4
				Alternate: SPI0_NSS, USART1_CK, DAC_OUT0,
PA4	40	I/O		ADC01_IN4
				Remap: SPI2_NSS, I2S2_WS, TLI_VSYNC
				Default: PA5
PA5	41	I/O		Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
		., C		Remap: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON
				Default: PA6
				Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0,
PA6	42	I/O		TIMER7_BRKIN, TIMER12_CH0
				Remap: TIMERO_BRKIN, TLI_G2
				Default: PA7
	43	I/O		Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1,
PA7				TIMER7_CH0_ON, TIMER13_CH0
				Remap: TIMERO_CHO_ON
				Default: PC4
PC4	44	I/O		Alternate: ADC01_IN14
				Default: PC5
PC5	45	I/O		Alternate: ADC01_IN15
				Default: PB0
PB0	46	I/O		Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON
				Remap: TIMER0_CH1_ON, TLI_R3
				Default: PB1
PB1	47	I/O		Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON
				Remap: TIMER0_CH2_ON, TLI_R6
PB2	48	I/O	5VT	Default: PB2, BOOT1
				Default: PF11
PF11	49	I/O	5VT	Alternate: EXMC_NIOS16, EXMC_SDNRAS
				Default: PF12
PF12	50	I/O	5VT	Alternate: EXMC_A6
Vss_6	51	Р		Default: V _{SS_6}
V _{DD_6}	52	Р		Default: V _{DD_6}
DE40	<i>-</i>	1/0	EV.T	Default: PF13
PF13	53	I/O	5VT	Alternate: EXMC_A7
DE4.4	E 4	1/0	EV/T	Default: PF14
PF14	54	I/O	5VT	Alternate: EXMC_A8
PF15	55	I/O	5VT	Default: PF15
FF13	၁၁	1/0	371	Alternate: EXMC_A9





·					GD32F203XX DataSHEEt		
	Pin Name	Pins	Pin	I/O	Functions description		
	riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	i unotions description		
	DOO		1/0	5\ /T	Default: PG0		
	PG0	56	I/O	5VT	Alternate: EXMC_A10		
	DC1	57	I/O	5\/T	Default: PG1		
	PG1	57	1/0	5VT	Alternate: EXMC_A11		
					Default: PE7		
	PE7	58	I/O	5VT	Alternate: EXMC_D4, UART6_RX		
ļ					Remap: TIMER0_ETI		
					Default: PE8		
	PE8	59	I/O	5VT	Alternate: EXMC_D5, UART6_TX		
					Remap: TIMER0_CH0_ON		
					Default: PE9		
	PE9	60	I/O	5VT	Alternate: EXMC_D6		
					Remap: TIMER0_CH0		
ļ	V_{SS_7}	61	Р		Default: V _{SS_7}		
	$V_{DD_{2}}$	62	Р		Default: V _{DD_7}		
					Default: PE10		
	PE10	63	I/O	5VT	Alternate: EXMC_D7		
					Remap: TIMER0_CH1_ON		
			I/O		Default: PE11		
	PE11	64		5VT	Alternate: EXMC_D8		
					Remap: TIMER0_CH1, TLI_G3		
					Default: PE12		
	PE12	65	I/O	5VT	Alternate: EXMC_D9		
					Remap: TIMER0_CH2_ON, TLI_B4		
					Default: PE13		
	PE13	66	I/O	5VT	Alternate: EXMC_D10		
ļ					Remap: TIMER0_CH2, TLI_DE		
					Default: PE14		
	PE14	67	I/O	5VT	Alternate: EXMC_D11		
					Remap: TIMER0_CH3, TLI_PIXCLK		
					Default: PE15		
	PE15	68	I/O	5VT	Alternate: EXMC_D12		
ļ					Remap: TIMER0_BRKIN, TLI_R7		
					Default: PB10		
	PB10	69	I/O	5VT	Alternate: I2C1_SCL, USART2_TX		
ļ					Remap: TIMER1_CH2, TLI_G4, SPI1_SCK, I2S1_CK		
					Default: PB11		
	PB11	PB11 70 I/O	5VT	Alternate: I2C1_SDA, USART2_RX			
-					Remap: TIMER1_CH3, TLI_G5		
	Vss_1	71	Р		Default: V _{SS_1}		
	V _{DD_1}	72	Р		Default: V _{DD_1}		
					Default: PB12		
	PB12	73	I/O	5VT	Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK,		
ļ					TIMER0_BRKIN, I2S1_WS, CAN1_RX		
	PB13	74	I/O	5VT	Default: PB13		






				GD32F203XX DataSHeet
Pin Name	Pins	Pin	I/O	Functions description
riii ivaille	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	r unctions description
				Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON,
				I2S1_CK, CAN1_TX
				Default: PB14
PB14	75	I/O	5VT	Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON,
				TIMER11_CH0
				Default: PB15
PB15	76	I/O	5VT	Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
				TIMER11_CH1
				Default: PD8
PD8	77	I/O	5VT	Alternate: EXMC_D13
				Remap: USART2_TX
550	70	1/0	-> <i>(</i>	Default: PD9
PD9	78	I/O	5VT	Alternate: EXMC_D14
				Remap: USART2_RX
PD10	70	I/O	E)/T	Default: PD10 Alternate: EXMC_D15
PD10	79	1/0	5VT	Remap: USART2_CK, TLI_B3
				Default: PD11
PD11	80	I/O	5VT	Alternate: EXMC_A16
	00	1/0	571	Remap: USART2_CTS
			5VT	Default: PD12
PD12	PD12 81 I/O	I/O		Alternate: EXMC_A17
1 512		., 0	011	Remap: TIMER3_CH0, USART2_RTS
				Default: PD13
PD13	82	I/O	5VT	Alternate: EXMC_A18
				Remap: TIMER3_CH1
Vss_8	83	Р		Default: Vss_8
V_{DD_8}	84	Р		Default: V _{DD_8}
				Default: PD14
PD14	85	I/O	5VT	Alternate: EXMC_D0
				Remap: TIMER3_CH2
				Default: PD15
PD15	86	I/O	5VT	Alternate: EXMC_D1
				Remap: TIMER3_CH3
DOO	7	1/0	5) /T	Default: PG2
PG2	87	I/O	5VT	Alternate: EXMC_A12
PG3	88	I/O	5VT	Default: PG3
PG3	00	1/0	371	Alternate: EXMC_A13
PG4	89	I/O	5VT	Default: PG4
F G 4	09	1/0	371	Alternate: EXMC_A14, EXMC_BA0
PG5	90	I/O	5VT	Default: PG5
1 93	30	1,0	3 1	Alternate: EXMC_A15, EXMC_BA1
				Default: PG6
PG6	91	I/O	5VT	Alternate: EXMC_INT1
				Remap:TLI_R7
PG7	92	I/O	5VT	Default: PG7



				ODSZI ZOSXX Datasiiee
Pin Name	Pins	Pin	I/O	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
				Alternate: EXMC_INT2
				Remap: USART5_CK, TLI_PIXCLK
DC0	02	1/0	E)/T	Default: PG8
PG8	93	I/O	5VT	Alternate: EXMC_SDCLK, USART5_RTS
Vss_9	94	Р		Default: Vss_9
V _{DD_9}	95	Р		Default: V _{DD_9}
				Default: PC6
				Alternate: I2S1_MCK, TIMER7_CH0, SDIO_D6,
PC6	96	I/O	5VT	USART5_TX
				Remap: TIMER2_CH0, TLI_HSYNC
				Default: PC7
				Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7,
PC7	97	I/O	5VT	USART5_RX
				Remap: TIMER2_CH1, TLI_G6
				Default: PC8
PC8	98	I/O	5VT	Alternate: TIMER7_CH2, SDIO_D0, USART5_CK
			3 7 1	Remap: TIMER2_CH2
				Default: PC9
PC9	99	I/O	5VT	Alternate: TIMER7_CH3, SDIO_D, CK_OUT1
				Remap: TIMER2_CH3, I2C2_SDA
		I/O	5VT	Default: PA8
	100			Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,
PA8				VCORE, USBFS_SOF
				Remap: TLI_R6, I2C2_SCL
				Default: PA9
PA9	101	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
				Remap: I2C2_SMBAI
DA40	400	1/0	5\ /T	Default: PA10
PA10	102	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
				Default: PA11
DA44	400	1/0	5\/T	Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
PA11	103	I/O	5VT	TIMER0_CH3
				Remap: TLI_R4
				Default: PA12
PA12	104	I/O	5VT	Alternate: USART0_RTS, USBFS_DP, CAN0_TX,
IAIZ	104	1/0	371	TIMER0_ETI
				Remap: TLI_R5
PA13	105	I/O	5VT	Default: JTMS, SWDIO
17(10	100	.,,	371	Remap: PA13
NC	106			-
Vss_2	107	Р		Default: V _{SS_2}
V _{DD_2}	108	Р		Default: V _{DD_2}
PA14	109	I/O	5VT	Default: JTCK, SWCLK
1714	103	1/0	3 1	Remap: PA14
PA15	110	I/O	5VT	Default: JTDI





				GD32F203XX Datastiee
Pin Name	Pins	Pin	I/O	Functions description
1 III Italiic	1 1113	Type ⁽¹⁾	Level ⁽²⁾	T unotions description
				Alternate: SPI2_NSS, I2S2_WS
				Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
				Default: PC10
PC10	111	I/O	5VT	Alternate: UART3_TX, SDIO_D2
				Remap: USART2_TX, SPI2_SCK, I2S2_CK, TLI_R2
				Default: PC11
PC11	112	I/O	5VT	Alternate: UART3_RX, SDIO_D3
				Remap: USART2_RX, SPI2_MISO
				Default: PC12
PC12	113	I/O	5VT	Alternate: UART4_TX, SDIO_CK
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD
				Default: PD0
PD0	114	I/O	5VT	Alternate: EXMC_D2
				Remap: CAN0_RX, OSCIN
				Default: PD1
PD1	115	I/O	5VT	Alternate: EXMC_D3
				Remap: CAN0_TX, OSCOUT
PD2	116	I/O	5VT	Default: PD2
				Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD
			5VT	Default: PD3
PD3	117	I/O		Alternate: EXMC_CLK
				Remap: USART1_CTS, TLI_G7, SPI1_SCK, I2S1_CK
DD.4	4.40	1/0	5VT	Default: PD4
PD4	118	I/O		Alternate: EXMC_NOE
				Remap: USART1_RTS
DDE	440	1/0	5) /T	Default: PD5
PD5	119	I/O	5VT	Alternate: EXMC_NWE
\ <u>\</u>	400			Remap: USART1_TX
Vss_10	120			Default: Vss_10
V _{DD_10}	121			Default: V _{DD_10}
DD 0	400	1/0	-> <i>(</i>	Default: PD6
PD6	122	I/O	5VT	Alternate: EXMC_NWAIT
				Remap: USART1_RX, TLI_B2, SPI2_MOSI, I2S2_SD
DD7	400	1/0	5) /T	Default: PD7
PD7	123	I/O	5VT	Alternate: EXMC_NE0, EXMC_NCE1
				Remap: USART1_CK
DOO	404	1/0	5) /T	Default: PG9
PG9	124	I/O	5VT	Alternate: EXMC_NE1, EXMC_NCE2
				Remap: USART5_RX
DC10	105	1/0	E\ /T	Default: PG10 Alternate: EXMC_NCE3_0, EXMC_NE2
PG10	125	I/O	5VT	Remap: TLI_G3, TLI_B2
				Default: PG11
PG11	126	I/O	5VT	Alternate: EXMC_NCE3_1
ruii	120	1/0	371	Remap: TLI_B3
DC42	107	1/0	E\/T	·
PG12	127	I/O	5VT	Default: PG12



				GD321 203XX DataSilee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: EXMC_NE3
				Remap: USART5_RTS, TLI_B4, TLI_B1
				Default: PG13
PG13	128	I/O	5VT	Alternate: EXMC_A24
				Remap: USART5_CTS
				Default: PG14
PG14	129	I/O	5VT	Alternate: EXMC_A25
				Remap: USART5_TX
V _{SS_11}	130	Р		Default: V _{SS_10}
V _{DD_11}	131	Р		Default: V _{DD_10}
PG15	132	I/O	5VT	Default: PG15
1 010	132	1/0	371	Alternate: EXMC_SDNCAS, USART5_CTS
				Default: JTDO
PB3	133	I/O	5VT	Alternate:SPI2_SCK, I2S2_CK
				Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
				Default: JNTRST
PB4	134	I/O	5VT	Alternate: SPI2_MISO
				Remap: TIMER2_CH0, PB4, SPI0_MISO
				Default: PB5
PB5	135	I/O		Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX,
				EXMC_SDCKE1 Default: PB6
			5VT	Alternate: I2C0_SCL, TIMER3_CH0
PB6	136	I/O		Remap: USART0_TX, CAN1_TX, EXMC_SDNE1,
				SPI0_IO3
				Default: PB7
PB7	137	I/O	5VT	Alternate: I2C0_SDA , TIMER3_CH1, EXMC_NL
				Remap: USART0_RX, SPI0_IO4
воото	138	I		Default: BOOT0
				Default: PB8
PB8	139	I/O	5VT	Alternate: TIMER3_CH2, TIMER9_CH0, SDIO_D4
				Remap: I2C0_SCL, CAN0_RX, TLI_B6
				Default: PB9
PB9	140	I/O	5VT	Alternate: TIMER3_CH3, TIMER10_CH0, SDIO_D5
1 03	140	1/0	3 7 1	Remap: I2C0_SDA, CAN0_TX, TLI_B7, SPI1_NSS,
			I2S1_WS	
PE0	141	I/O	5VT	Default: PE0
. 20	ļ			Alternate: TIMER3_ETI, EXMC_NBL0, UART7_RX
PE1	142	I/O	5VT	Default: PE1
				Alternate: EXMC_NBL1, UART7_TX
V _{SS_3}	143	Р		Default: V _{SS_3}
V _{DD_3}	144	Р		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.




(2) I/O Level: 5VT = 5 V tolerant.



2.6.2. GD32F205Vx LQFP100 pin definitions


Table 2-4. GD32F205Vx LQFP100 pin definitions

	ible 2-4. GD32F205VX LQFP100 pin definitions					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description		
PE2	1	I/O	5VT	Default: PE2		
				Alternate: TRACECK, EXMC_A23		
PE3	2	I/O	5VT	Default: PE3		
				Alternate: TRACED0, EXMC_A19		
	_	.,,		Default: PE4		
PE4	3	I/O	5VT	Alternate:TRACED1, EXMC_A20		
				Remap: TLI_B0		
DEF		1/0	5) /T	Default: PE5		
PE5	4	I/O	5VT	Alternate:TRACED2, EXMC_A21		
				Remap: TIMER8_CH0, TLI_G0		
DE0		.,,	-> <i>(</i>	Default: PE6		
PE6	5	I/O	5VT	Alternate:TRACED3, EXMC_A22		
	_	_		Remap: TIMER8_CH1, TLI_G1		
V _{BAT}	6	Р		Default: V _{BAT}		
PC13-				Default: PC13		
TAMPER-	7	I/O		Alternate: TAMPER-RTC		
RTC						
PC14-	0	1/0		Default: PC14		
OSC32IN	8	I/O		Alternate: OSC32IN		
PC15-		.,,		Default: PC15		
OSC32OUT	9	I/O		Alternate: OSC32OUT		
V _{SS_5}	10	Р		Default: Vss_5		
V_{DD_5}	11	Р		Default: V _{DD_5}		
00011	40			Default: OSCIN		
OSCIN	12	I		Remap: PH0		
OCCULT	40			Default: OSCOUT		
OSCOUT	13	0		Remap: PH1		
NRST	14	I/O		Default: NRST		
				Default: PC0		
PC0	15	I/O		Alternate: ADC012_IN10		
				Remap: EXMC_SDNWE		
				Default: PC1		
PC1	16	I/O		Alternate: ADC012_IN11		
				Default: PC2		
PC2	17	I/O		Alternate: ADC012_IN12		
				Remap: EXMC_SDNE0, SPI1_MISO		
				Default: PC3		
PC3	18	I/O		Alternate: ADC012_IN13		
				Remap: EXMC_SDCKE0, SPI1_MOSI, I2S1_SD		
Vssa	19	Р		Default: V _{SSA}		
V _{REF} -	20	Р		Default: V _{REF} -		






				GD32F205XX Datasnee
Pin Name	Pins	Pin	I/O ⁽²⁾	Functions description
· iii rtaiiio		Type ⁽¹⁾	Level	i uniono docompuen
V _{REF+}	21	Р		Default: V _{REF+}
V _{DDA}	22	Р		Default: V _{DDA}
				Default: PA0
	00	1/0		Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0,
PA0-WKUP	23	I/O		TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
				Remap: UART3_TX
				Default: PA1
PA1	24	I/O		Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1,
FAI	24	1/0		TIMER4_CH1
				Remap: UART3_RX
				Default: PA2
PA2	25	I/O		Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2,
				TIMER4_CH2, TIMER8_CH0, SPI0_IO3
				Default: PA3
PA3	26	I/O		Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3,
17.0		.,,		TIMER4_CH3, TIMER8_CH1, SPI0_IO4
				Remap: TLI_B5
Vss_4	27	Р		Default: V _{SS_4}
V_{DD_4}	28	Р		Default: V _{DD_4}
				Default: PA4
PA4	29	I/O		Alternate: SPI0_NSS, USART1_CK, DAC_OUT0, ADC01_IN4
				Remap: SPI2_NSS, I2S2_WS, TLI_VSYNC
				Default: PA5
PA5	30	I/O		Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
				Remap: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON
				Default: PA6
PA6	31	I/O		Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0,
				TIMER7_BRKIN, TIMER12_CH0
				Remap: TIMER0_BRKIN, TLI_G2
				Default: PA7
PA7	32	I/O		Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1,
				TIMER7_CH0_ON, TIMER13_CH0
				Remap: TIMER0_CH0_ON
PC4	33	I/O		Default: PC4
				Alternate: ADC01_IN14
PC5	34	I/O		Default: PC5
				Alternate: ADC01_IN15 Default: PB0
PB0	35	I/O		Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON
FDU	33	1/0		Remap: TIMER0_CH1_ON, TLI_R3
				Default: PB1
PB1	36	I/O		Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON
	30	",		Remap: TIMER0_CH2_ON, TLI_R6
PB2	37	I/O	5VT	Default: PB2, BOOT1
				Default: PE7
PE7	38	I/O	5VT	Delauli. FEI






•					GD32F203XX DataSHeet
	Pin Name	Pins	Pin	I/O ⁽²⁾	Functions description
			Type ⁽¹⁾	Level	. unonono ussanpuon
					Alternate: EXMC_D4, UART6_RX
					Remap: TIMER0_ETI
					Default: PE8
	PE8	39	I/O	5VT	Alternate: EXMC_D5, UART6_TX
					Remap: TIMER0_CH0_ON
					Default: PE9
	PE9	40	I/O	5VT	Alternate: EXMC_D6
					Remap: TIMER0_CH0
			.,,		Default: PE10
	PE10	41	I/O	5V I	Alternate: EXMC_D7
					Remap: TIMER0_CH1_ON
	DE44	40	1/0	5) /T	Default: PE11
	PE11	42	I/O	501	Alternate: EXMC_D8
					Remap: TIMER0_CH1, TLI_G3
	PE12	42	I/O	EV/T	Default: PE12
	PEIZ	43	1/0	5 / 1	Alternate: EXMC_D9 Remap: TIMER0_CH2_ON, TLI_B4
					Default: PE13
	PE13	44	I/O	5VT	Alternate: EXMC_D10
	FEIS	44	1/0	371	Remap: TIMER0_CH2, TLI_DE
					Default: PE14
	PE14	45	I/O	5\/T	Alternate: EXMC_D11
			45 1/0	JVI	Remap: TIMER0_CH3, TLI_PIXCLK
					Default: PE15
	PE15	46	I/O	5VT	Alternate: EXMC_D12
					Remap: TIMER0_BRKIN, TLI_R7
					Default: PB10
	PB10	47	I/O	5VT	Alternate: I2C1_SCL, USART2_TX
					Remap: TIMER1_CH2, TLI_G4, SPI1_SCK, I2S1_CK
					Default: PB11
	PB11	48	I/O	5VT	Alternate: I2C1_SDA, USART2_RX
					Remap: TIMER1_CH3, TLI_G5
	V_{SS_1}	49	Р		Default: V _{SS_1}
	V_{DD_1}	50	Р		Default: V _{DD_1}
					Default: PB12
	PB12	51	I/O	5VT	Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK,
					TIMER0_BRKIN, I2S1_WS, CAN1_RX
					Default: PB13
	PB13	52	I/O	5VT	Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON,
					I2S1_CK, CAN1_TX
					Default: PB14
	PB14	53	I/O	5VT	Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON,
					TIMER11_CH0
					Default: PB15
	PB15	54	I/O	5VT	Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
					TIMER11_CH1





		Din	I/O ⁽²⁾	ODSZI ZOSAA Dalasiiee
Pin Name	Pins	Pin Type ⁽¹⁾		Functions description
		i ype ···	Level	
PD8	55	I/O	5\/T	Default: PD8 Alternate: EXMC_D13
PDO	55	1/0	5VT	Remap: USART2_TX
				Default: PD9
PD9	F.C.	1/0	C) /T	Alternate: EXMC D14
PD9	56	I/O	5VT	Remap: USART2_RX
				Default: PD10
PD10	57	I/O	5\/T	Alternate: EXMC_D15
1 1 10	31	1/0	3 7 1	Remap: USART2_CK, TLI_B3
				Default: PD11
PD11	58	I/O	5VT	Alternate: EXMC_A16
1011	30	1/0	3 7 1	Remap: USART2_CTS
				Default: PD12
PD12	59	I/O	5VT	Alternate: EXMC_A17
1 512		","	3 7 1	Remap: TIMER3_CH0, USART2_RTS
				Default: PD13
PD13	60	I/O	5VT	Alternate: EXMC_A18
1 510		,,,	011	Remap: TIMER3_CH1
				Default: PD14
PD14	61	I/O	5VT	Alternate: EXMC_D0
		,,,		Remap: TIMER3_CH2
				Default: PD15
PD15	62	I/O	5VT	Alternate: EXMC_D1
			0 1	Remap: TIMER3_CH3
				Default: PC6
PC6	63	I/O	5VT	Alternate: I2S1_MCK, TIMER7_CH0, SDIO_D6, USART5_TX
				Remap: TIMER2_CH0, TLI_HSYNC
				Default: PC7
PC7	64	I/O	5VT	Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7, USART5_RX
				Remap: TIMER2_CH1, TLI_G6
				Default: PC8
PC8	65	I/O	5VT	Alternate: TIMER7_CH2, SDIO_D0, USART5_CK
				Remap: TIMER2_CH2
				Default: PC9
PC9	66	I/O	5VT	Alternate: TIMER7_CH3, SDIO_D, CK_OUT1
				Remap: TIMER2_CH3, I2C2_SDA
				Default: PA8
PA8	67	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, VCORE,
		., 0	OV 1	USBFS_SOF
				Remap: TLI_R6, I2C2_SCL
DAG	00	1/0	E\ / -	Default: PA9
PA9	68	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
				Remap: I2C2_SMBAI Default: PA10
PA10	69	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
PA11	70	I/O	5VT	Default: PA11
FAII	70	1/0	571	DEIAUIL FATT





			110(2)	GD321 203AA Datasricet
Pin Name	Pins	Pin	I/O ⁽²⁾	Functions description
		Type ⁽¹⁾	Level	
				Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
				TIMER0_CH3
				Remap: TLI_R4
				Default: PA12
PA12	71	I/O	5VT	Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI
				Remap: TLI_R5
PA13	72	I/O	5VT	Default: JTMS, SWDIO
17(10		., 0	• • •	Remap: PA13
NC	73			-
Vss_2	74	Р		Default: Vss_2
V_{DD_2}	75	Р		Default: V _{DD_2}
				Default: JTCK, SWCLK
PA14	76	I/O	5VT	Remap: PA14
				Default: JTDI
PA15	77	I/O	5VT	Alternate: SPI2_NSS, I2S2_WS
				Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
				Default: PC10
PC10	78	I/O	5VT	Alternate: UART3_TX, SDIO_D2
			0 1	Remap: USART2_TX, SPI2_SCK, I2S2_CK, TLI_R2
				Default: PC11
PC11	79	I/O	5VT	Alternate: UART3_RX, SDIO_D3
				Remap: USART2_RX, SPI2_MISO
				Default: PC12
PC12	80	I/O	5VT	Alternate: UART4_TX, SDIO_CK
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD
				Default: PD0
PD0	81	I/O	5VT	Alternate: EXMC_D2
				Remap: CAN0_RX, OSCIN
				Default: PD1
PD1	82	I/O	5VT	Alternate: EXMC D3
				Remap: CAN0_TX, OSCOUT
				Default: PD2
PD2	83	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD
				Default: PD3
PD3	84	I/O	5VT	Alternate: EXMC_CLK
				Remap: USART1_CTS, TLI_G7, SPI1_SCK, I2S1_CK
				Default: PD4
PD4	85	I/O	5VT	Alternate: EXMC_NOE
		., 0		Remap: USART1_RTS
				Default: PD5
PD5	86	I/O	5VT	Alternate: EXMC_NWE
. 20			- / .	Remap: USART1_TX
				Default: PD6
PD6	87	I/O	5VT	Alternate: EXMC_NWAIT
		"]		Remap: USART1_RX, TLI_B2, SPI2_MOSI, I2S2_SD



		Di-	1/0/2)	GD321 203AX Datasricet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O ⁽²⁾	Functions description
		Type	Levei	D (1/ DD7
				Default: PD7
PD7	88	I/O	5VT	Alternate: EXMC_NE0, EXMC_NCE1
				Remap: USART1_CK
				Default: JTDO
PB3	89	I/O	5VT	Alternate:SPI2_SCK, I2S2_CK
				Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
				Default: JNTRST
PB4	90	I/O	5VT	Alternate: SPI2_MISO
				Remap: TIMER2_CH0, PB4, SPI0_MISO
				Default: PB5
PB5	91	I/O		Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD
. 50		., 0		Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX,
				EXMC_SDCKE1
				Default: PB6
PB6	92	I/O	5VT	Alternate: I2C0_SCL, TIMER3_CH0
				Remap: USART0_TX, CAN1_TX, EXMC_SDNE1, SPI0_IO3
				Default: PB7
PB7	93	I/O	5VT	Alternate: I2C0_SDA , TIMER3_CH1, EXMC_NL
				Remap: USART0_RX, SPI0_IO4
BOOT0	94	I		Default: BOOT0
				Default: PB8
PB8	95	I/O	5VT	Alternate: TIMER3_CH2, TIMER9_CH0, SDIO_D4
				Remap: I2C0_SCL, CAN0_RX, TLI_B6
				Default: PB9
PB9	96	I/O	5VT	Alternate: TIMER3_CH3, TIMER10_CH0, SDIO_D5
				Remap: I2C0_SDA, CAN0_TX, TLI_B7, SPI1_NSS, I2S1_WS
DEO	0.7	1/0	5) /T	Default: PE0
PE0	97	I/O	5VT	Alternate: TIMER3_ETI, EXMC_NBL0, UART7_RX
DE4	00	1/0	5) /T	Default: PE1
PE1	98	I/O	5VT	Alternate: EXMC_NBL1, UART7_TX
V _{SS_3}	99	Р		Default: Vss_3
V _{DD_3}	100	Р		Default: V _{DD_3}

Notes:


- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.3. GD32F205Rx LQFP64 pin definitions


Table 2-5. GD32F205Rx LQFP64 pin definitions

		Pin	1/0	pin definitions
Pin Name	Pins	Type ⁽¹⁾		Functions description
V _{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	3	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OUT	4	I/O		Default: PC15 Alternate: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0
OSCOUT	6	0		Default: OSCOUT Remap: PD1
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate: ADC012_IN10 Remap: EXMC_SDNWE
PC1	9	I/O		Default: PC1 Alternate: ADC012_IN11
PC2	10	I/O		Default: PC2 Alternate: ADC012_IN12 Remap: EXMC_SDNE0, SPI1_MISO
PC3	11	I/O		Default: PC3 Alternate: ADC012_IN13 Remap: EXMC_SDCKE0, SPI1_MOSI, I2S1_SD
Vssa	12	Р		Default: Vssa
V _{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP	14	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI Remap: UART3_TX
PA1	15	I/O		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1 Remap: UART3_RX
PA2	16	I/O		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, SPI0_IO3
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, SPI0_IO4 Remap: TLI_B5
V _{SS_4}	18	Р		Default: Vss_4





					GD32F203XX DataSHeet
	Pin Name	Pins	Pin	I/O	Functions description
	i iii italiic	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i unctions description
	V_{DD_4}	19	Р		Default: V _{DD_4}
					Default: PA4
	DA4	20	1/0		Alternate: SPI0_NSS, USART1_CK, DAC_OUT0,
	PA4	20	I/O		ADC01_IN4
					Remap: SPI2_NSS, I2S2_WS, TLI_VSYNC
					Default: PA5
	PA5	21	I/O		Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
					Remap: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON
					Default: PA6
	PA6	22	I/O		Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0,
	FAO	22	1/0		TIMER7_BRKIN, TIMER12_CH0
-					Remap: TIMER0_BRKIN, TLI_G2
					Default: PA7
	PA7	23	I/O		Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1,
	FAI	23	1/0		TIMER7_CH0_ON, TIMER13_CH0
ļ					Remap: TIMER0_CH0_ON
	PC4	24	I/O		Default: PC4
	1 04	27	1/0		Alternate: ADC01_IN14
	PC5	25	I/O		Default: PC5
ļ	1 00	20	1/0		Alternate: ADC01_IN15
					Default: PB0
	PB0	26	I/O		Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON
					Remap: TIMER0_CH1_ON, TLI_R3
					Default: PB1
	PB1	27	I/O		Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON
-					Remap: TIMER0_CH2_ON, TLI_R6
	PB2	28	I/O	5VT	Default: PB2, BOOT1
					Default: PB10
	PB10	29	I/O	5VT	Alternate: I2C1_SCL, USART2_TX
ļ					Remap: TIMER1_CH2, TLI_G4, SPI1_SCK, I2S1_CK
					Default: PB11
	PB11	30	I/O	5VT	Alternate: I2C1_SDA, USART2_RX
ļ					Remap: TIMER1_CH3, TLI_G5
	Vss_1	31	Р		Default: Vss_1
	V_{DD_1}	32	Р		Default: V _{DD_1}
					Default: PB12
	PB12	33	I/O	5VT	Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK,
					TIMER0_BRKIN, I2S1_WS, CAN1_RX
Ī					Default: PB13
	PB13	34	I/O	5VT	Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON,
					I2S1_CK, CAN1_TX
					Default: PB14
	PB14	35	I/O	5VT	Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON,
					TIMER11_CH0
	PB15	36	I/O	5VT	Default: PB15





					GD32F205XX Datasneet
	Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
ĺ					Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
					TIMER11_CH1
					Default: PC6
	PC6	37	I/O	5VT	Alternate: I2S1_MCK, TIMER7_CH0, SDIO_D6, USART5_TX
					Remap: TIMER2_CH0, TLI_HSYNC
				5VT	Default: PC7
	PC7	38	I/O		Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7,
					USART5_RX
ļ					Remap: TIMER2_CH1, TLI_G6
				5VT	Default: PC8
	PC8	39	I/O		Alternate: TIMER7_CH2, SDIO_D0, USART5_CK
ŀ					Remap: TIMER2_CH2 Default: PC9
	PC9	40	1/0	5VT	Alternate: TIMER7_CH3, SDIO_D, CK_OUT1
	PC9	40	I/O		Remap: TIMER2_CH3, I2C2_SDA
ŀ					Default: PA8
					Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, VCORE,
	PA8	41	I/O	5VT	USBFS_SOF
					Remap: TLI_R6, I2C2_SCL
Ī				5VT	Default: PA9
	PA9	42	I/O		Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
					Remap: I2C2_SMBAI
	DA40	40	1/0	Default: PA10	Default: PA10
	PA10	43	I/O		Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
		44	I/O	5VT	Default: PA11
	PA11				Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
	IAII				TIMER0_CH3
					Remap: TLI_R4
		45	I/O	5VT	Default: PA12
	PA12				Alternate: USART0_RTS, USBFS_DP, CAN0_TX,
					TIMERO_ETI
ŀ					Remap: TLI_R5
	PA13	46	I/O	5VT	Default: JTMS, SWDIO
ŀ	V	47	Р		Remap: PA13 Default: V _{SS 2}
ŀ	V _{SS_2}		P		Default: V _{DD 2}
ŀ	V _{DD_2}	48	Г		Default: JTCK, SWCLK
	PA14	49	I/O	5VT	Remap: PA14
ŀ					Default: JTDI
	PA15	50	I/O	5VT	Alternate: SPI2_NSS, I2S2_WS
					Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
ľ		51	I/O	5VT	Default: PC10
	PC10				Alternate: UART3_TX, SDIO_D2
					Remap: USART2_TX, SPI2_SCK, I2S2_CK, TLI_R2
	DC11	EO	I/O	5VT	Default: PC11
	PC11	52			Alternate: UART3_RX, SDIO_D3



				ODSZI ZOSXX Datasrice
Pin Name	Pins	Pin	I/O	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	a to the pro-
				Remap: USART2_RX, SPI2_MISO
				Default: PC12
PC12	53	I/O	5VT	Alternate: UART4_TX, SDIO_CK
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD2	54	I/O	5VT	Default: PD2
F D 2				Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD
				Default: JTDO
PB3	55	I/O	5VT	Alternate:SPI2_SCK, I2S2_CK
				Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
				Default: JNTRST
PB4	56	I/O	5VT	Alternate: SPI2_MISO
				Remap: TIMER2_CH0, PB4, SPI0_MISO
		I/O		Default: PB5
PB5	57			Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD
1 23				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX,
				EXMC_SDCKE1
		Default: PB6	Default: PB6	
PB6	58	I/O	5VT	Alternate: I2C0_SCL, TIMER3_CH0
				Remap: USART0_TX, CAN1_TX, EXMC_SDNE1, SPI0_IO3
				Default: PB7
PB7	59	I/O	5VT	Alternate: I2C0_SDA , TIMER3_CH1, EXMC_NL
				Remap: USART0_RX, SPI0_IO4
BOOT0	60	I		Default: BOOT0
				Default: PB8
PB8	61	I/O	5VT	Alternate: TIMER3_CH2, TIMER9_CH0, SDIO_D4
				Remap: I2C0_SCL, CAN0_RX, TLI_B6
		62 I/O	5VT	Default: PB9
PB9	62			Alternate: TIMER3_CH3, TIMER10_CH0, SDIO_D5
				Remap: I2C0_SDA, CAN0_TX, TLI_B7, SPI1_NSS,
				I2S1_WS
V _{SS_3}	63	Р		Default: V _{SS_3}
V_{DD_3}	64	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



3. Functional description

3.1. Arm® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of Arm® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit Arm® Cortex®-M3 processor core
- Up to 120 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 3072 Kbytes of flash memory, including code flash and data flash
- Up to 256 Kbytes of SRAM

The Arm® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner flash at most, which includes code flash and data flash is available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. Up to 256 Kbytes of inner SRAM is composed of SRAM0, SRAM1, and SRAM2 that can be accessed at same time. <u>Table 2-2</u> <u>GD32F205xx memory map</u> shows the memory map of the GD32F205xx series of devices, including flash, SRAM, peripheral, and other pre-defined regions.



3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 3 to 25 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB/APB2/APB1 domains is 120/120/60 MHz. See *Figure 2-5. GD32F205xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the flash memory by using USART0 (PA9 and PA10), USART1 (PD5 and PD6) and USB (PA9, PA10, PA11 and PA12). It also can be used to transfer and update the flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of flash memory is selected. It also supports to boot from bank 1 of flash memory by setting a bit in option bytes.



3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC engine with up to 2 MSPS conversion rate
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Conversion range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to three 12-bit 2 MSPS multi-channel ADC are integrated in the device. It is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. The conversion range is between 2.6 V < V_{DDA} < 3.6 V. An on-chip 16-bit hardware oversample scheme improves performances while off-loading the related computational burden from the MCU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally



connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

3.7. Digital to analog converter (DAC)

- 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

- 14 channels DMA controller and each channel are configurable (7 for DMA0 and 7 for DMA1)
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2S and SDIO

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 114 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 114 general purpose I/O pins (GPIO) in GD32F205xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH0 ~ PH1 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with



digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), ten 16-bit general timers (TIMER1 ~ TIMER4, TIMER8 ~ TIMER13), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center-aligned counting modes) and single pulse mode output. If configured as a 16-bit general timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, known as TIMER1 ~ TIMER4, TIMER8 ~ TIMER13 can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. The general timer is based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. TIMER1 ~ TIMER4 and TIMER8/TIMER11 also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F205xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, it is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.



The SysTick timer is dedicated for OS, but could also be used as a standard down counter.

The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC) and backup registers

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wake-up event
- 84 bytes backup registers for data protection

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

The backup registers are located in the backup domain that remains powered-on by V_{BAT} even if V_{DD} power is shut down, they are forty two 16-bit (84 bytes) registers for data protection of user application data, and the wake-up action from standby mode or system reset do not affect these registers.

In addition, the backup registers can be used to implement the tamper detection, RTC calibration function and waveform detection.

3.12. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking



for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPIO.

3.14. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and four UARTs with operating frequency up to 7.5 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4, UART6, UART7) are used to transmit data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI1 and SPI2
- Support either master or slave mode audio
- Sampling frequencies from 8 KHz up to 192 KHz are supported.

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F205xx contain an I2S-bus interface that can be operated with 16/32-bit resolution in master or slave mode, pin multiplexed with SPI1 and



SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported with less than 0.5% accuracy error.

3.16. Universal serial bus full-speed interface (USBFS)

- One USB device/host full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers in device/host mode. Full-speed peripheral is compliant with the USB 2.0 specification. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

3.17. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and PC card, SDRAM with up to 32-bit data bus
- Provide ECC calculating hardware module for NAND Flash memory block
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- SDRAM Memory size: 4x16Mx32bit(256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided into several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and PC card. The EXMC also can be



configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

The EXMC of GD32F205xx in LQFP144 package also supports synchronous dynamic random access memory (SDRAM). It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

3.19. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.20. TFT LCD interface (TLI)

- 24-bit RGB Parallel Pixel Output; 8 bits-per-pixel (RGB888)
- Supports up to SVGA (800x600) resolution

The TFT LCD interface provides a parallel digital RGB (Red, Green, Blue) and signals for horizontal, vertical synchronization, pixel clock and data enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

3.21. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.22. Package and operation temperature

- LQFP144 (GD32F205Zx), LQFP100 (GD32F205Vx), LQFP64 (GD32F205Rx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
V	Input voltage on 5V tolerant pin		V _{DD} + 4.0	V
Vin	Input voltage on other I/O	Vss - 0.3	4.0	V
I _{IO}	Maximum current for GPIO pins		25	mA
1	Injected current on 5V tolerant pin	_	±5	mA
I _{INJ}	Injected current on other I/O	_	±5	mA
∑I _{INJ}	Injected current on all I/O	_	±25	mA
T _A	Operating temperature range	-40	+85	°C
T _{STG}	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	Supply voltage		2.6	3.3	3.6	V
V _{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage		1.8		3.6	V

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Supply current	V _{DD} =V _{DDA} =3.3V, HXTAL=25MHz, System		95.52		mΑ
IDD+ IDDA	(Run mode)	clock=120 MHz, All peripherals enabled		33.32		1117



GD32F205xx Datasheet

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		V _{DD} =V _{DDA} =3.3V, HXTAL=25MHz, System clock		55.23		mA
		=120 MHz, All peripherals disabled		33.23		ША
		V _{DD} =V _{DDA} =3.3V, HXTAL=25MHz, System	_	86.22	_	mA
		clock=108 MHz, All peripherals enabled		00.22		, \
		$V_{DD} \!\!=\!\! V_{DDA} \!\!=\!\! 3.3 V, HXTAL \!\!=\!\! 25 MHz, System clock$	_	50.05	_	mA
		=108 MHz, All peripherals disabled				
		V_{DD} = V_{DDA} =3.3 V , HXTAL=25 M Hz, System clock		58.42	_	mΑ
		=72MHz, All peripherals enabled				
		V _{DD} =V _{DDA} =3.3V, HXTAL=25MHz, System Clock	_	34.32	_	mΑ
		=72 MHz, All peripherals disabled				
		V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, CPU clock off,	_	59.46	_	mΑ
	Supply current	System clock=120 MHz, All peripherals enabled				
	(Sleep mode)	V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, CPU clock off,	_	12.22	_	mΑ
		System clock=120 MHz, All peripherals disabled				
		V_{DD} = V_{DDA} =3.3 V , Regulator in Run mode, IRC40 K	_	1.23	_	mA
	Supply current	on, RTC on, All GPIOs analog mode		1.20		, \
	(Deep-Sleep	$V_{DD}\!\!=\!\!V_{DDA}\!\!=\!\!3.3V,RegulatorinLowPowermode,$	_	1.18	_	mA
	mode)	IRC40K on, RTC on, All GPIOs analog mode		1.10		ША
		$V_{\text{DD}}\!\!=\!\!V_{\text{DDA}}\!\!=\!\!3.3V,\text{Regulator in Run mode, IRC40K}$	_	1.02	6.7	mA
		off, RTC off, All GPIOs analog mode		1.02	0.7	1117 \
	Supply current	$\ensuremath{\text{V}_{\text{DD}}}\xspace = \ensuremath{\text{V}_{\text{DDA}}}\xspace = 3.3\ensuremath{\text{V}}\xspace, \ensuremath{\text{LXTAL}}\xspace$ off, IRC40K on, RTC on	_	7.47	_	μΑ
	(Standby	$\label{eq:Vdd} V_{\text{DD}}\!\!=\!\!V_{\text{DDA}}\!\!=\!\!3.3V, \text{LXTAL off, IRC40K on, RTC off}$	_	7.35	_	μΑ
	mode)	V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC40K off, RTC off	_	6.13	22	μΑ
		V_{BAT} =3.6V, LXTAL on, RTC on, LXTAL High driving	_	2.69	_	μΑ
		V _{BAT} =3.3V, LXTAL on, RTC on, LXTAL High driving	_	2.41	_	μΑ
		V _{BAT} =2.6V, LXTAL on, RTC on, LXTAL High driving	_	1.81	_	μΑ
		V _{BAT} =3.6V, LXTAL on, RTC on, LXTAL Mid High		4.40		
		driving	_	1.10	_	μΑ
		V _{BAT} =3.3V, LXTAL on, RTC on, LXTAL Mid High		4.04		
	D	driving	_	1.04	_	μΑ
I_{BAT}	Battery supply	V _{BAT} =2.6V, LXTAL on, RTC on, LXTAL Mid High		0.00		
	current	driving	_	0.92		μΑ
	V _{BAT} =3.6V, LXTAL on, RTC on, LXTAL Mid Low		0.00			
		driving	_	0.83	_	μΑ
		V _{BAT} =3.3V, LXTAL on, RTC on, LXTAL Mid Low		0.70		
		driving	_	0.76	_	μΑ
		Varia 2 CV I VTAL on DTC on I VTAL Mid-Low				
		V _{BAT} =2.6V, LXTAL on, RTC on, LXTAL Mid Low		0.63		μΑ

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and



negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-4. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
\/	Voltage applied to all device pins to	$V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C}$	20
V _{ESD}	induce a functional disturbance	conforms to IEC 61000-4-2	3B
	Fast transient voltage burst applied to	V 22 V T. 125 °C	
V _{FTB}	induce a functional disturbance through	V _{DD} = 3.3 V, T _A = +25 °C	4A
	100 pF on V_{DD} and V_{SS} pins	conforms to IEC 61000-4-4	

EMI (Electromagnetic Interference) emission testing result is given in the <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

Symbol Parameter		Conditions	rection				
			frequency band	56M	72M	120M	
V _{DD} = 3.3 V,	0.1 to 2 MHz	<0	<0	<0			
	5	$T_{A} = +25 ^{\circ}\text{C},$	2 to 30 MHz	-3.7	-2.8	-1.8	
S _{EMI} Peak lev	Peak level	compliant with IEC	30 to 130 MHz	-6.5	-8	-5.3	dBµV
		61967-2	130 MHz to 1GHz	-7	-7	-5	

4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR}	Power on reset threshold		2.32	2.40	2.48	٧
V_{PDR}	power down reset threshold		1.72	1.80	1.88	٧
V _{HYST}	PDR hysteresis		_	0.6	_	V
T _{RSTTEMP}	Reset temporization		_	2	_	ms



4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Electrostatic discharge	T _A =25 °C; JESD22-			5000	V
V _{ESD(HBM)}	voltage (human body model)	A114	_	_	3000	V
V _{ESD(CDM)}	Electrostatic discharge	T _A =25 °C;			500	W
	voltage (charge device model)	JESD22-C101			500	V

Table 4-8. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	T 05 00, 150070	_		±100	mA
LU	V _{supply} over voltage	T _A =25 °C; JESD78	_		5.4	V



4.7. External clock characteristics

Table 4-9. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	High Speed External oscillator	V _{DD} =3.3V	3	8	32	MHz
f _{HXTAL}	(HXTAL) frequency	V DD=3.3 V	3	O	32	IVII IZ
Снхтац	Recommended load capacitance on			20	30	рF
	OSCIN and OSCOUT			20	30	pΓ
	Recommended external feedback					
RFHXTAL	resistor between XTALIN and	_	_	1	_	МΩ
	XTALOUT					
DHXTAL	HXTAL oscillator duty cycle		48	50	52	%
IDDHXTAL	HXTAL oscillator operating current	V _{DD} =3.3V, T _A =25°C	_	_	1.2	μΑ
tsuhxtal	HXTAL oscillator startup time	V _{DD} =3.3V, T _A =25°C	_	2	_	ms

Table 4-10. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL}	Low Speed External oscillator (LXTAL) frequency	V _{DD} =V _{BAT} =3.3V		32.768	1000	KHz
Control	Recommended load		0	10	15	, F
CLXTAL	capacitance on OSC32IN and OSC32OUT	_	8	10	15	pF
R _{FLXTAL}	Recommended external feedback resistor between XTAL32IN and XTAL32OUT	_	_	5	_	МΩ
DLXTAL	LXTAL oscillator duty cycle	_	48	50	52	%
IDDLXTAL	LXTAL oscillator operating current	V _{DD} =V _{BAT} =3.3V	_	10	_	μΑ
tsulxtal	LXTAL oscillator startup time	V _{DD} =V _{BAT} =3.3V	_	3	_	s



4.8. Internal clock characteristics

Table 4-11. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC8M}	Oscillator (IRC8M)	V _{DD} =3.3V	_	8		MHz
	frequency					
	IRC8M oscillator Frequency	V _{DD} =3.3V, T _A =-40°C ~+105°C	-2.5	_	+1.5	%
ACC _{IRC8M}	accuracy, Factory-trimmed	V _{DD} =3.3V, T _A =0°C ~ +85°C	-1.2	_	+1.2	%
	accuracy, Factory-trimmed	V _{DD} =3.3V, T _A =25°C	-1	_	+1	%
D _{IRC8M}	IRC8M oscillator duty cycle	V _{DD} =3.3V, f _{IRC8M} =8MHz	48	50	52	%
Inninosia	IRC8M oscillator operating	V _{DD} =3.3V, f _{IRC8M} =8MHz		80	100	11.
IDDIRC8M	current	VDD=3.3V, TIRC8M=OIVIT IZ		80	100	μΑ
tourpoore	IRC8M oscillator startup	V _{DD} =3.3V, f _{IRC8M} =8MHz	1		2	116
tsuirc8M	time	V DD-3.3 V, TRC8M=OIVII IZ	'		2	us

Table 4-12. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	Low Speed Internal oscillator	$V_{DD}=V_{BAT}=3.3V$,	30	40	60	KHz
f _{IRC40K}	(IRC40K) frequency	$T_A=-40$ °C ~ +85°C	30	40	60	KΠZ
lanua	IRC40K oscillator operating	V _{DD} =V _{BAT} =3.3V, T _A =25°C		1	2	
IDDIRC40K	current	VDD=VBAI=3.3V, TA=23 C		ı	2	μΑ
tournous	IRC40K oscillator startup	\/\/-:2 2\/ T25°C			90	-10
tsuirc40K	time	V _{DD} =V _{BAT} =3.3V, T _A =25°C			80	μs

4.9. PLL characteristics

Table 4-13. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	PLL input clock frequency		1	8	25	MHz
f _{PLL}	PLL output clock frequency		16	_	120	MHz
tLOCK	PLL lock time				100	μs



4.10. Memory characteristics

Table 4-14. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	T _A =-40°C ~ +85°C	100	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	T _A =125°C	20	_	_	years
t PROG	Word programming time	T _A =-40°C ~ +85°C	200	_	400	us
terase	Page erase time	T _A =-40°C ~ +85°C	60	100	450	ms
t _{MERASE}	Mass erase time	T _A =-40°C ~ +85°C	3.2	_	9.6	S

4.11. **GPIO** characteristics

Table 4-15. I/O port characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Standard IO Low level	Vpp=2.6V			0.95	V
VIL	input voltage	V DD=2.0 V	-0.3		0.95	V
VIL	5V-tolerant IO Low level	V _{DD} =2.6V	-0.3		0.9	V
	input voltage	V DD=2.0 V	-0.3		0.9	V
	Standard IO High level	Vpp=2.6V			4.0	V
ViH	input voltage	V DD=2.0 V	1.2	_	4.0	V
VIH	5V-tolerant IO High level	V _{DD} =2.6V	1.5		5.5	V
	input voltage	V DD-2.0 V	1.5		5.5	V
Vol	Low level output voltage	V _{DD} =2.6V	—	_	0.2	V
Vон	High level output voltage	V _{DD} =2.6V	2.3	_		V
R _{PU}	Internal pull-up resistor	V _{IN} =V _{SS}	30	40	50	kΩ
R _{PD}	Internal pull-down resistor V _{IN} =V _{DD}		30	40	50	kΩ



4.12. ADC characteristics

Table 4-16. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Operating voltage		2.6	3.3	3.6	V
V _{IN}	ADC input voltage range		0	_	V _{REF+}	V
f _{ADC}	ADC clock		0.6	_	28	MHz
f _S	Sampling rate	12-bit	_	_	2	MHz
Radc	Input sampling switch resistance		_	_	0.45	kΩ
CADC	Input sampling capacitance	No pin/pad capacitance included	_	6.4	_	pF
t _{SU}	Startup time				1	μs

4.13. DAC characteristics

Table 4-17. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Operating voltage		2.6	3.3	3.6	V
V _{DACIN}	DAC input voltage range		0	_	V_{REF+}	V
RLOAD	Load resistance	Resistive load vs. V _{SSA} with buffer ON	5	_	_	kΩ
CLOAD	Load capacitance	No pin/pad capacitance included	_	_	50	pF
DNE	Differential non-linearity error	DAC in 12-bit	_	_	±3	LSB
INL	Integral non-linearity	DAC in 12-bit		_	±4	LSB
Offset	Offset error	DAC in 12-bit, V _{REF+} = 3.6 V	_	_	±12	LSB
GE	Gain error	DAC in 12-bit	_	_	±0.5	%

4.14. I2C characteristics

Table 4-18. I2C characteristics

Cumbal	Doromotor	Parameter Conditions		d mode	Fast r	l loit	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
f _{SCL}	SCL clock frequency		0	100	0	400	KHz
t _{SCL(H)}	SCL clock high time		4.0	_	0.6	_	ns
t _{SCL(L)}	SCL clock low time		4.7		1.3	_	ns



4.15. SPI characteristics

Table 4-19. Standard SPI characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency		_	_	30	MHz
tsck(H)	SCK clock high time		19	_	_	ns
tsck(L)	SCK clock low time		19	_	_	ns
		SPI master mode				
t∨(MO)	Data output valid time			_	25	ns
t _{H(MO)}	Data output hold time		2	_	_	ns
t _{SU(MI)}	Data input setup time		5	_	_	ns
t _{H(MI)}	Data input hold time		5	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	f _{PCLK} =54MHz	74	_	_	ns
t _{H(NSS)}	NSS enable hold time	f _{PCLK} =54MHz	37	_	_	ns
t _{A(SO)}	Data output access time	f _{PCLK} =54MHz	0	_	55	ns
t _{DIS(SO)}	Data output disable time		3	_	10	ns
tv(so)	Data output valid time				25	ns
t _{H(SO)}	Data output hold time		15		_	ns
t _{SU(SI)}	Data input setup time		5	_	_	ns
t _{H(SI)}	Data input hold time		4	_	_	ns



5. Package information

5.1. LQFP package outline dimensions

Figure 5-1. LQFP package outline



SEATING PLANE



Table 5-1. LQFP package dimensions

Cumah al		LQFP64			LQFP100			LQFP144			
Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
А	-	-	1.60	-	-	1.60	-	-	1.60		
A1	0.05	-	0.15	0.05	-	0.15	0.05	-	0.15		
A2	1.35	1.40	1.45	1.35	1.40	1.45	1.35	1.40	1.45		
D	-	12.00	-	-	16.00	-	-	22.00	-		
D1	-	10.00	-	-	14.00	-	-	20.00	-		
Е	-	12.00	-	-	16.00	-	-	22.00	-		
E1	-	10.00	-	-	14.00	-	-	20.00	-		
R1	0.08	-	-	0.08	-	-	0.08	-	-		
R2	0.08	-	0.20	0.08	-	0.20	0.08	-	0.20		
θ	0°	3.5°	7°	0°	3.5°	7°	0°	3.5°	7°		
θ1	0°	-	-	0°	-	-	0°	-	-		
θ2	11°	12°	13°	11°	12°	13°	11°	12°	13°		
θ3	11°	12°	13°	11°	12°	13°	11°	12°	13°		
С	0.09	-	0.20	0.09	-	0.20	0.09	-	0.20		
L	0.45	0.60	0.75	0.45	0.60	0.75	0.45	0.60	0.75		
L1	-	1.00	ı	1	1.00	1	-	1.00			
S	0.20	-	-	0.20	-	-	0.20	-	-		
b	0.17	0.20	0.27	0.17	0.20	0.27	0.17	0.20	0.27		
е	-	0.50	-	-	0.50	-	-	0.50	-		
D2	-	7.50	-	-	12.00	-	-	17.50	-		
E2	-	7.50	-	-	12.00	-	-	17.50	-		
aaa		0.20			0.20		0.20				
bbb		0.20			0.20		0.20				
ccc		0.08			0.08		0.08				

(Original dimensions are in millmeters)



6. Ordering information

Table 6-1. Part ordering code for GD32F205xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F205RCT6	256	LQFP64	Green	Industrial -40°C to +85°C
GD32F205RET6	512	LQFP64	Green	Industrial -40°C to +85°C
GD32F205RGT6	1024	LQFP64	Green	Industrial -40°C to +85°C
GD32F205RKT6	3072	LQFP64	Green	Industrial -40°C to +85°C
GD32F205VCT6	256	LQFP100	Green	Industrial -40°C to +85°C
GD32F205VET6	512	LQFP100	Green	Industrial -40°C to +85°C
GD32F205VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F205VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F205ZCT6	256	LQFP144	Green	Industrial -40°C to +85°C
GD32F205ZET6	512	LQFP144	Green	Industrial -40°C to +85°C
GD32F205ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F205ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jul. 10, 2015
2.0	Adapt To New Name Convention	Jan. 24, 2018
2.1	Change pin definitions	Dec. 7, 2018
2.2	Modify the clock tree	Nov. 30, 2019
2.3	1.Modify the HXTAL frequency range of the clock tree to 4-32MHz.2. The ADC2 mapping function corresponding to PF3, PF4 and PF5 pins is modified to multiplexing function.	Mar.13, 2020
2.4	Modify the <u>Table 4-3. Power consumption characteristics</u> . Add test conditions and parameters in Deep-Sleep and Standby mode	Jun.1, 2021



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2021 GigaDevice - All rights reserved