# GigaDevice Semiconductor Inc.

# GD32F190xx ARM® Cortex®-M3 32-bit MCU

**Datasheet** 




# **Table of Contents**

Ta	able c	of Contents	1
Li	ist of	Figures	4
Li	st of	Tables	5
1.	Ge	neral description	6
2.		vice overview	
	2.1.	Device information	
	2.2.	Block diagram	
	2.3.	Pinouts and pin assignment	
	2.4.	Memory map	
	2.5.	Clock tree	
	2.6.	Pin definitions	
	2.6.	•	
	2.6.		
	2.6.		
	2.6.	4. GD32F190xx pin alternate functions	27
3.	Fur	nctional description	33
	3.1.	ARM® Cortex®-M3 core	33
	3.2.	On-chip memory	33
	3.3.	Clock, reset and supply management	33
	3.4.	Boot modes	34
	3.5.	Power saving modes	34
	3.6.	Analog to digital converter (ADC)	35
	3.7.	Digital to analog converter (DAC)	
	3.8.	DMA	
	3.9.	General-purpose inputs/outputs (GPIOs)	36
	3.10.	Timers and PWM generation	
	3.11.	Real time clock (RTC)	
	3.12.	Inter-integrated circuit (I2C)	
		. , ,	
	3.13.	Serial peripheral interface (SPI)	
	3.14.	Universal synchronous asynchronous receiver transmitter (USART)	39



•	3.15.	Inter-IC sound (I2S)	39
,	3.16.	HDMI CEC	39
;	3.17.	Touch sensing interface (TSI)	40
,	3.18.	Comparators (CMP)	40
;	3.19.	Operational amplifiers (OPA)	40
;	3.20.	LCD controller (LCD)	40
,	3.21.	Controller area network (CAN)	41
,	3.22.	Debug mode	41
,	3.23.	Package and operation temperature	41
4.	Elec	etrical characteristics	42
4	4.1.	Absolute maximum ratings	42
•	4.2.	Recommended DC characteristics	42
4	4.3.	Power consumption	42
•	4.4.	EMC characteristics	43
•	4.5.	Power supply supervisor characteristics	44
•	4.6.	Electrical sensitivity	44
•	4.7.	External clock characteristics	45
4	4.8.	Internal clock characteristics	46
•	4.9.	PLL characteristics	46
•	4.10.	Memory characteristics	47
•	4.11.	GPIO characteristics	48
•	4.12.	ADC characteristics	49
4	4.13.	DAC characteristics	50
•	4.14.	SPI characteristics	51
•	4.15.	I2C characteristics	51
•	4.16.	USART characteristics	51
•	4.17.	Operational amplifier characteristics	52
•	4.18.	Comparators characteristics	53
5.	Pac	kage information	54
į	5.1.	QFN package outline dimensions	54
į	5.2.	LQFP package outline dimensions	55
6.	Ord	ering information	57







# **List of Figures**

Figure 2-1. GD32F190xx block diagram	9
Figure 2-2. GD32F190Rx LQFP64 pinouts	10
Figure 2-3. GD32F190Cx LQFP48 pinouts	10
Figure 2-4. GD32F190Tx QFN36 pinouts	1
Figure 2-5. GD32F190xx clock tree	14
Figure 5-1. QFN package outline	
Figure 5-2. LQFP package outline	



# **List of Tables**

Table 2-1. GD32F190xx devices features and peripheral list	7
Table 2-2. GD32F190xx memory map	12
Table 2-3. GD32F190Rx LQFP64 pin definitions	15
Table 2-4. GD32F190Cx LQFP48 pin definitions	20
Table 2-5. GD32F190Tx QFN36 pin definitions	24
Table 2-6. Port A alternate functions summary	27
Table 2-7. Port B alternate functions summary	29
Table 2-8. Port C & D & F alternate functions summary	31
Table 4-1. Absolute maximum ratings	42
Table 4-2. DC operating conditions	42
Table 4-3. Power consumption characteristics	42
Table 4-4. EMS characteristics	44
Table 4-5. EMI characteristics	44
Table 4-6. Power supply supervisor characteristics	44
Table 4-7. ESD characteristics	44
Table 4-8. Static latch-up characteristics	45
Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/c	
Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/o	
Table 4.44 Internal OM DO assillators (IDOOM) absence (site)	
Table 4-11. Internal 8M RC oscillators (IRC8M) characteristics	
Table 4-12. Voltage values and corresponding IRC8M standard	
Table 4-13. Internal 40K RC oscillator (IRC40K) characteristics	
Table 4-14. PLL characteristics	
Table 4-15. Flash memory characteristics	
Table 4-16. I/O port characteristics	
Table 4-17. ADC characteristics	
Table 4-18. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> =28MHz	
Table 4-19. DAC characteristics	
Table 4-20. SPI characteristics	
Table 4-21. I2C characteristics	
Table 4-22. USART characteristics	
Table 4-23. OPA characteristics	
Table 4-24. CMP characteristics	
Table 5-1. QFN package dimensions	
Table 5-2. LQFP package dimensions	
Table 6-1. Part ordering code for GD32F190xx devices	
Table 7-1. Revision history	58



### 1. General description

The GD32F190xx device belongs to the 5V value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance ARM® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F190xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 72 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to five general-purpose 16-bit timers, a general-purpose 32-bit timer, a basic timer, a PWM advanced-control timer, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs and two USARTs, two I2S, two CANs with a CAN PHY, and a segment LCD controller. Advanced analog peripherals including one 12-bit ADC, two 12-bit DACs, three OPAs and two comparators.

The device operates from a 2.5 to 5.5V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F190xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, home appliances, E-bike and so on.




# 2. Device overview

# 2.1. Device information

Table 2-1. GD32F190xx devices features and peripheral list

Part Number					GI	D32F190	XX			
		T4	Т6	Т8	C4	C6	C8	R4	R6	R8
		16	32	64	16	32	64	16	32	64
SF	RAM (KB)	4	6	8	4	6	8	4	6	8
	GPTM(32	1	1	1	1	1	1	1	1	1
	bit)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
	GPTM(16	5	5	5	5	5	5	5	5	5
	bit)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)
	Advance d TM(16	1	1	1	1	1	1	1	1	1
ers	bit).									
Timers	Basic	1	1	1	1	1	1	1	1	1
•	TM(16	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)
	bit)									
	SysTick	1	1	1	1	1	1	1	1	1
	Watchdo	2	2	2	2	2	2	2	2	2
	g			_	_	_		_		
	RTC	1	1	1	1	1	1	1	1	1
	USART	1	2	2	1	2	2	1	2	2
		(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)
	I2C	1	1	3	1	1	3	1	1	3
_	120	(0)	(0)	(0-2)	(0)	(0)	(0-2)	(0)	(0)	(0-2)
ivit	SPI	1	1	3	1	1	3	1	1	3
ect	311	(0)	(0)	(0-2)	(0)	(0)	(0-2)	(0)	(0)	(0-2)
Connectivity	I2S	1	1	2	1	1	2	1	1	2
S	0	(0)	(0)	(0,2)	(0)	(0)	(0,2)	(0)	(0)	(0,2)
	CAN	2	2	2	2	2	2	2	2	2
		(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)
	LCD	0	0	0	4x18	4x18	4x18	8x32	8x32	8x32
	GPIO	28	28	28	39	39	39	55	55	55
	Capacitive ch Channels	14	14	14	17	17	17	18	18	18
	ОРА	2	2	2	2	2	2	3	3	3





_													
Part Number		GD32F190xx											
		T4	Т6	Т8	C4	C6	C8	R4	R6	R8			
Analog Comparator		2	2	2	2	2	2	2	2	2			
	EXTI	16	16	16	16	16	16	16	16	16			
	Units	1	1	1	1	1	1	1	1	1			
ADC	Channels (Ext.)	10	10	10	10	10	10	16	16	16			
	Channels (Int.)	3	3	3	3	3	3	3	3	3			
DAC		2	2	2	2	2	2	2	2	2			
Package			QFN36		LQFP48			LQFP64					



# 2.2. Block diagram

LDO 1.8V TPIU GPIO Ports A, B, C, D, F POR/PDR **ICode** ARM Cortex-M3 Processor Fmax: 72MHz SRAM AHB PLL Fmax: 72MHz £ GP DMA 7chs **Û** 1 AHB to APB Bridge 2 AHB to APB Bridge 1 CRC RST/CLK Controller IRC40K 40KHz PMU EXTI FWDGT ADC WWDGT USARTO ( RTC CAN0 SPI0/I2S0 CAN SRAM SYS Config CMP CAN1 TIMERO 💢 HDMI-CEC TIMER14 DAC0~1 ◀ TIMER15 TIMER16 TIMER5 TIMER2 LCD OPAMP

Figure 2-1. GD32F190xx block diagram



### 2.3. Pinouts and pin assignment

Figure 2-2. GD32F190Rx LQFP64 pinouts




Figure 2-3. GD32F190Cx LQFP48 pinouts







Figure 2-4. GD32F190Tx QFN36 pinouts





# 2.4. Memory map

Table 2-2. GD32F190xx memory map

Pre-defined					
Regions	Bus	ADDRESS	Peripherals		
<u> </u>		0xE000 0000 - 0xE00F FFFF	Cortex-M3 internal peripherals		
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved		
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved		
	AHB1	0x5000 0000 - 0x5FFF FFFF	Reserved		
		0x4800 1800 - 0x4FFF FFFF	Reserved		
		0x4800 1400 - 0x4800 17FF	GPIOF		
		0x4800 1000 - 0x4800 13FF	Reserved		
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD		
		0x4800 0800 - 0x4800 0BFF	GPIOC		
		0x4800 0400 - 0x4800 07FF	GPIOB		
		0x4800 0000 - 0x4800 03FF	GPIOA		
		0x4002 4400 - 0x47FF FFFF	Reserved		
		0x4002 4000 - 0x4002 43FF	TSI		
		0x4002 3400 - 0x4002 3FFF	Reserved		
		0x4002 3000 - 0x4002 33FF	CRC		
	AHB1	0x4002 2400 - 0x4002 2FFF	Reserved		
		0x4002 2000 - 0x4002 23FF	FMC		
		0x4002 1400 - 0x4002 1FFF	Reserved		
		0x4002 1000 - 0x4002 13FF	RCU		
Dorinhorolo		0x4002 0400 - 0x4002 0FFF	Reserved		
Peripherals		0x4002 0000 - 0x4002 03FF	DMA		
		0x4001 4C00 - 0x4001 FFFF	Reserved		
		0x4001 4800 - 0x4001 4BFF	TIMER16		
		0x4001 4400 - 0x4001 47FF	TIMER15		
		0x4001 4000 - 0x4001 43FF	TIMER14		
		0x4001 3C00 - 0x4001 3FFF	Reserved		
		0x4001 3800 - 0x4001 3BFF	USART0		
	4 DD0	0x4001 3400 - 0x4001 37FF	Reserved		
	APB2	0x4001 3000 - 0x4001 33FF	SPI0/I2S0		
		0x4001 2C00 - 0x4001 2FFF	TIMER0		
		0x4001 2800 - 0x4001 2BFF	Reserved		
		0x4001 2400 - 0x4001 27FF	ADC		
		0x4001 0800 - 0x4001 23FF	Reserved		
		0x4001 0400 - 0x4001 07FF	EXTI		
		0x4001 0000 - 0x4001 03FF	SYSCFG+CMP		
	V DD 4	0x4000 C400 - 0x4000 FFFF	Reserved		
	APB1	0x4000 C000 - 0x4000 C3FF	I2C2		






			BOZI TOOKK Bataorice
Pre-defined	Bus	ADDRESS	Peripherals
Regions		0x4000 8000 - 0x4000 BFFF	Deserved
			Reserved
		0x4000 7C00 - 0x4000 7FFF	OPA+IVREF
		0x4000 7800 - 0x4000 7BFF	CEC
		0x4000 7400 - 0x4000 77FF	DAC0~1
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	Reserved
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CANO
		0x4000 6000 - 0x4000 63FF	CAN SRAM
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 4800 - 0x4000 53FF	Reserved
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	LCD
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1400 - 0x4000 1FFF	Reserved
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0800 - 0x4000 0FFF	Reserved
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
CDAM		0x2000 5000 - 0x3FFF FFFF	Reserved
SRAM		0x2000 0000 - 0x2000 4FFF	SRAM
		0x1FFF F80F - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80E	Option bytes
0-1		0x1FFF EC00 - 0x1FFF F7FF	System memory
Code		0x0801 FFFF - 0x1FFF EBFF	Reserved
		0x0800 0000 - 0x0801 FFFE	Main Flash memory
		0x0000 0000 - 0x07FF FFFF	Aliased to Flash or system memory
	1	ı	1



### 2.5. Clock tree

Figure 2-5. GD32F190xx clock tree



### Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC28M: Internal 28M RC oscillators



# 2.6. Pin definitions

# 2.6.1. GD32F190Rx LQFP64 pin definitions

Table 2-3. GD32F190Rx LQFP64 pin definitions


Table 2-3. GD32	Pin		1/0			
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description		
V <sub>LCD</sub> /V <sub>BAT</sub>	1	Р		Default: VLCD/VBAT		
PC13-TAMPER-				Default: PC13		
RTC	2	I/O		Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1		
D044 00000IN	_	1/0		Default: PC14		
PC14-OSC32IN	3	I/O		Additional: OSC32IN		
PC15-	,	1/0		Default: PC15		
OSC32OUT	4	I/O		Additional: OSC32OUT		
DEO OCCINI	_	1/0	LIVT	Default: PF0		
PF0-OSCIN	5	I/O	HVT	Additional: OSCIN		
PF1-OSCOUT	6	I/O	HVT	Default: PF1		
FF1-03C001	0	1/0	1101	Additional: OSCOUT		
NRST	7	I/O		Default: NRST		
				Default: PC0		
PC0	8	I/O		Alternate: EVENTOUT, I2C2_SCL <sup>(5)</sup> , SEG18		
				Additional: ADC_IN10		
				Default: PC1		
PC1	9	I/O		Alternate: EVENTOUT, I2C2_SDA <sup>(5)</sup> , SEG19		
				Additional: ADC_IN11, OPA2_VINP		
				Default: PC2		
PC2	10	I/O		Alternate: EVENTOUT, I2C2_SMBA <sup>(5)</sup> , SEG20		
				Additional: ADC_IN12, OPA2_VINM		
				Default: PC3		
PC3	11	I/O		Alternate: EVENTOUT		
				Additional: ADC_IN13, OPA2_VOUT, SEG21,		
				I2C2_TXFRAME <sup>(5)</sup>		
Vssa	12	Р		Default: Vssa		
$V_{DDA}$	13	Р		Default: V <sub>DDA</sub>		
				Default: PA0		
				Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> ,		
PA0-WKUP	14	I/O		TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> , CMP0_OUT,		
1 AU-WKUI	14	1/0		TSI_G1_IO1		
				Additional: ADC_IN0, RTC_TAMP1, WKUP0,		
				CMP0_IM6		
				Default: PA1		
		I/O		Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> ,		
PA1	15			TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT, SEG0,		
				TSI_G0_IO1		
				Additional: ADC_IN1, CMP0_IP, OPA0_VINP		



		D'	1/0	GD32F 190XX Datasileet
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
PA2	16	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0, SEG1, CMP1_OUT, TSC_G0_IO2, I2C1_SMBA <sup>(5)</sup> Additional: ADC_IN2, CMP1_IM6, OPA0_VINM
PA3	17	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, SEG2, TSI_G0_IO3, I2C1_TXFRAME <sup>(5)</sup> Additional: ADC_IN3, CMP1_IP, OPA0_VOUT
PF4	18	I/O	HVT	Default: PF4 Alternate: EVENTOUT, SEG28
PF5	19	I/O	HVT	Default: PF5 Alternate: EVENTOUT, SEG29
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> , I2S0_WS, TSI_G1_IO0, SPI2_NSS <sup>(5)</sup> , I2S2_WS <sup>(5)</sup> Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI, I2S0_CK, CEC, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5, DAC1_OUT, CANH
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT, I2S0_MCK, CMP0_OUT, TSI_G1_IO2, SEG3 Additional: ADC_IN6, OPA1_VINP, CANL
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT, I2S0_SD, CMP1_OUT, TSI_G1_IO3, SEG4 Additional: ADC_IN7, OPA1_VINM
PC4	24	I/O		Default: PC4 Alternate: EVENTOUT, SEG22 Additional: ADC_IN14
PC5	25	I/O		Default: PC5 Alternate: TSI_G2_IO0, SEG23 Additional: ADC_IN15
PB0	26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT TSI_G2_IO1, SPI2_NSS <sup>(5)</sup> , I2S2_WS <sup>(5)</sup> , SEG5 Additional: ADC_IN8, VLCD_Rail3, IREF, OPA1_VOUT




	Pin VO			GB321 130XX Batasineet
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
PB1	27	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> , TSI_G2_IO2, SEG6 Additional: ADC_IN9, VREF
PB2	28	I/O	HVT	Default: PB2 Alternate: TSI_G2_IO3 Additional: VLCD_Rail2
PB10	29	I/O	HVT	Default: PB10 Alternate: I2C1_SCL <sup>(5)</sup> , CEC, TIMER1_CH2, TSITG, I2C0_SCL <sup>(3)</sup> , SEG10, SPI1_IO2 <sup>(5)</sup>
PB11	30	I/O	HVT	Default: PB11 Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, EVENTOUT, TSI_G5_IO0, I2C0_SDA <sup>(3)</sup> , SEG11, SPI1_IO3 <sup>(5)</sup>
Vss	31	Р		Default: Vss
V <sub>DD</sub>	32	Р		Default: V <sub>DD</sub>
PB12	33	I/O	HVT	Default: PB12 Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN, I2C1_SMBA <sup>(5)</sup> , EVENTOUT, TSI_G5_IO1, SEG12, CAN1_RX Additional: VLCD_Rail1
PB13	34	I/O	HVT	Default: PB13 Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON, TSI_G5_IO2, SEG13, I2C1_TXFRAME <sup>(5)</sup> , CAN1_TX
PB14	35	I/O	HVT	Default: PB14 Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> , TIMER0_CH1_ON, TIMER14_CH0 TSI_G5_IO3, SEG14
PB15	36	I/O	HVT	Default: PB15 Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1, SEG15 Additional: RTC_REFIN
PC6	37	I/O	HVT	Default: PC6 Alternate: TIMER2_CH0, SEG24, I2C2_TXFRAME <sup>(5)</sup>
PC7	38	I/O	HVT	Default: PC7 Alternate: TIMER2_CH1, I2C2_SCL <sup>(5)</sup> , SEG25
PC8	39	I/O	HVT	Default: PC8 Alternate: TIMER2_CH2, I2C2_SDA <sup>(5)</sup> , SEG26
PC9	40	I/O	HVT	Default: PC9 Alternate: TIMER2_CH3, I2C2_SMBA <sup>(5)</sup> , SEG27, MCO2
PA8	41	I/O	HVT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, MCO,





Pin I/O		I/O			
	Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
					USART1_TX <sup>(4)</sup> , EVENTOUT, COM0, I2C0_TXFRAME
	PA9	42	I/O	HVT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN , I2C0_SCL, TSI_G3_IO0, COM1, SPI1_IO2 <sup>(5)</sup>
	PA10	43	I/O	HVT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA, TSI_G3_IO1, COM2, SPI1_IO3 <sup>(5)</sup>
	PA11	44	I/O	HVT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, CMP0_OUT, TSI_G3_IO2, CAN0_RX
	PA12	45	I/O	HVT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, CMP1_OUT, TSI_G3_IO3, CAN0_TX
	PA13	46	I/O	HVT	Default: PA13/SWDIO Alternate: IFRP_OUT, SWDIO,SPI1_MISO <sup>(5)</sup> , I2C0_SMBA
	PF6	47	I/O	HVT	Default: PF6 Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(3)</sup> , SEG30
	PF7	48	I/O	HVT	Default: PF7 Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SDA <sup>(3)</sup> , SEG31
	PA14	49	I/O	HVT	Default: PA14/SWCLK Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>
	PA15	50	I/O	HVT	Default: PA15 Alternate: SPI0_NSS , USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT, I2S0_WS, SPI2_NSS <sup>(5)</sup> , I2S2_WS <sup>(5)</sup> , SEG17, I2C0_SMBA
	PC10	51	I/O	HVT	Default: PC10 Alternate: SPI2_SCK <sup>(5)</sup> , I2S2_CK <sup>(5)</sup> , COM4, SEG28
	PC11	52	I/O	HVT	Default: PC11 Alternate: SPI2_MISO <sup>(5)</sup> , I2S2_MCK <sup>(5)</sup> , COM5, SEG29
	PC12	53	I/O	HVT	Default: PC12 Alternate: SPI2_MOSI <sup>(5)</sup> , I2S2_SD <sup>(5)</sup> , COM6, SEG30
	PD2	54	I/O	HVT	Default: PD2 Alternate: TIMER2_ETI, COM7, SEG31
	PB3	55	I/O	HVT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT, I2S0_CK, TSI_G4_IO0, SPI2_SCK <sup>(5)</sup> , I2S2_CK <sup>(5)</sup> , SEG7, I2C0_TXFRAME
L	PB4	56	I/O	HVT	Default: PB4





Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
				Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT, I2S0_MCK, TSI_G4_IO1, SPI2_MISO <sup>(5)</sup> , I2S2_MCK <sup>(5)</sup> , SEG8, I2C2_SMBA <sup>(5)</sup>		
PB5	57	I/O	I/O HVT Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15 TIMER2_CH1, I2S0_SD, SPI2_MOSI <sup>(5)</sup> , I2S2_ SEG9, I2C2_TXFRAME <sup>(5)</sup> , CAN1_RX Default: PB6			
PB6	58	I/O	HVT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2, I2C2_SCL <sup>(5)</sup> , CAN1_TX		
PB7	59	I/O	HVT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, TSI_G4_IO3, I2C2_SDA <sup>(5)</sup>		
воото	60	I		Default: BOOT0		
PB8	61	I/O	HVT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0, CEC, TSITG, SEG16, CAN0_RX		
PB9	62	I/O	HVT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, COM3, CAN0_TX		
Vss	63	Р		Default: Vss		
$V_{DD}$	64	Р		Default: V <sub>DD</sub>		

- (1) cType: I = input, O = output, P = power.
- (2) I/O Level: HVT = High Voltage Tolerant.
- (3) Functions are available on GD32F190R4 devices only.
- (4) Functions are available on GD32F190R8/6 devices.
- (5) Functions are available on GD32F190R8 devices.



# 2.6.2. GD32F190Cx LQFP48 pin definitions

Table 2-4. GD32F190Cx LQFP48 pin definitions

Table 2-4. GD32	1 1300		•					
Pin Name	Pins	Pin	I/O	Functions description				
1 III Name		Type <sup>(1)</sup>	Level <sup>(2)</sup>	i unotions description				
V <sub>LCD</sub> /V <sub>BAT</sub>	1	Р		Default: V <sub>LCD</sub> /V <sub>BAT</sub>				
PC13-TAMPER-				Default: PC13				
RTC	2	1/0		Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1				
DOMA COCCOUNT	)	1/0		Default: PC14				
PC14-OSC32IN	3	I/O		Additional: OSC32IN				
PC15-	4	I/O		Default: PC15				
OSC32OUT	4	1/0		Additional: OSC32OUT				
PF0-OSCIN	5	I/O	HVT	Default: PF0				
110-03011	3	1/0	1101	Additional: OSCIN				
PF1-OSCOUT	6	I/O	HVT	Default: PF1				
				Additional: OSCOUT				
NRST	7	I/O		Default: NRST				
Vssa	8	Р		Default: V <sub>SSA</sub>				
V <sub>DDA</sub>	9	Р		Default: V <sub>DDA</sub>				
				Default: PA0				
				Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> ,				
PA0-WKUP	10	I/O		TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> , CMP0_OUT,				
				TSI_G1_IO1				
				Additional: ADC_IN0, RTC_TAMP1, WKUP0, CMP0_IM6				
				Default: PA1				
				Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> ,				
PA1	11	I/O		TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT, SEG0,				
				TSI_G0_IO1				
				Additional: ADC_IN1, CMP0_IP, OPA0_VINP				
				Default: PA2				
				Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2,				
PA2	12	I/O		TIMER14_CH0, SEG1, CMP1_OUT, TSC_G0_IO2,				
				I2C1_SMBA <sup>(5)</sup>				
				Additional: ADC_IN2, CMP1_IM6, OPA0_VINM				
				Default: PA3				
PA3	13	I/O		Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3,				
				TIMER14_CH1, SEG2, TSI_G0_IO3, I2C1_TXFRAME <sup>(5)</sup>				
				Additional: ADC_IN3, CMP1_IP, OPA0_VOUT				
				Default: PA4				
				Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> ,				
PA4	14	I/O		TIMER13_CH0, SPI1_NSS <sup>(5)</sup> , I2S0_WS, TSI_G1_IO0,				
				SPI2_NSS <sup>(5)</sup> , I2S2_WS <sup>(5)</sup>				
				Additional: ADC_IN4, CMP0_IM4, CMP1_IM4,				
				DACO_OUT				
PA5	15	I/O		Default: PA5				
	_	_		Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI,				



			GD32F190XX Datasiteet				
Pins			Functions description				
	Type(1)						
			I2S0_CK, CEC, TSI_G1_IO1				
			Additional: ADC_IN5, CMP0_IM5, CMP1_IM5,				
			DAC1_OUT, CANH				
			Default: PA6				
			Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN,				
16	I/O		TIMER15_CH0, EVENTOUT, I2S0_MCK, CMP0_OUT,				
			TSI_G1_IO2, SEG3				
			Additional: ADC_IN6, OPA1_VINP, CANL				
			Default: PA7				
47	1/0		Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,				
17	1/0		TIMERO_CHO_ON, TIMER16_CHO, EVENTOUT,				
			I2S0_SD, CMP1_OUT, TSI_G1_IO3, SEG4 Additional: ADC_IN7, OPA1_VINM				
			Default: PB0				
			Alternate: TIMER2_CH2, TIMER0_CH1_ON,				
10	1/0		USART1_RX <sup>(4)</sup> , EVENTOUT TSI_G2_IO1, SPI2_NSS <sup>(5)</sup> ,				
10	1/0		I2S2_WS <sup>(5)</sup> , SEG5				
			Additional: ADC_IN8, VLCD_Rail3, IREF, OPA1_VOUT				
			Default: PB1				
			Alternate: TIMER2_CH3, TIMER13_CH0,				
19	I/O		TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> , TSI_G2_IO2, SEG6				
			Additional: ADC_IN9, VREF				
			Default: PB2				
20	I/O	HVT	Alternate: TSI_G2_IO3				
			Additional: VLCD_Rail2				
			Default: PB10				
21	I/O	HVT	Alternate: I2C1_SCL <sup>(5)</sup> , CEC, TIMER1_CH2, TSITG,				
			I2C0_SCL <sup>(3)</sup> , SEG10, SPI1_IO2 <sup>(5)</sup>				
			Default: PB11				
22	I/O	HVT	Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, EVENTOUT,				
			TSI_G5_IO0, I2C0_SDA <sup>(3)</sup> , SEG11, SPI1_IO3 <sup>(5)</sup>				
23	Р		Default: V <sub>SS</sub>				
24	Р		Default: V <sub>DD</sub>				
			Default: PB12				
			Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN,				
25	I/O	HVT	I2C1_SMBA <sup>(5)</sup> , EVENTOUT, TSI_G5_IO1, SEG12,				
			CAN1_RX				
			Additional: VLCD_Rail1				
			Default: PB13				
26	I/O	HVT	Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON,				
			TSI_G5_IO2, SEG13, I2C1_TXFRAME <sup>(5)</sup> , CAN1_TX				
			Default: PB14				
27	I/O	HVT	Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> ,				
			TIMER0_CH1_ON, TIMER14_CH0 TSI_G5_IO3, SEG14				
28	I/O	HVT	Default: PB15				
	16 17 18 19 20 21 22 23 24 25 26	16 I/O  17 I/O  18 I/O  19 I/O  20 I/O  21 I/O  21 I/O  22 I/O  23 P  24 P  25 I/O  26 I/O	Pins         Type(1)         Level(2)           16         I/O         I/O           17         I/O         I/O           18         I/O         I/O           20         I/O         HVT           21         I/O         HVT           22         I/O         HVT           23         P         I/O           24         P         I/O           25         I/O         HVT           26         I/O         HVT           27         I/O         HVT				



				GD32F 190XX DataSfiee			
Pin Name	Pins	Pin	I/O Level <sup>(2)</sup>	Functions description			
		Type <sup>(1)</sup>					
				Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> ,			
				TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1,			
				SEG15			
				Additional: RTC_REFIN			
				Default: PA8			
PA8	29	I/O	HVT	Alternate: USARTO_CK, TIMERO_CHO, MCO,			
				USART1_TX <sup>(4)</sup> , EVENTOUT, COM0, I2C0_TXFRAME			
				Default: PA9			
PA9	30	I/O	HVT	Alternate: USARTO_TX, TIMERO_CH1,			
				TIMER14_BRKIN, I2C0_SCL, TSI_G3_IO0, COM1,			
				SPI1_IO2 <sup>(5)</sup> Default: PA10			
				Alternate: USART0_RX, TIMER0_CH2,			
PA10	31	I/O	HVT	TIMER16_BRKIN, I2C0_SDA, TSI_G3_IO1, COM2,			
				SPI1_IO3 <sup>(5)</sup>			
D044	00	1/0	1 IV /T	Default: PA11			
PA11	32	I/O	HVT	Alternate: USARTO_CTS, TIMERO_CH3, EVENTOUT,			
				CMP0_OUT, TSI_G3_IO2, CAN0_RX Default: PA12			
PA12	33	I/O	HVT	Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT,			
TAIZ	33	1/0	1101	CMP1_OUT, TSI_G3_IO3, CAN0_TX			
				Default: PA13/SWDIO			
PA13	34	I/O		Alternate: IFRP_OUT, SWDIO,SPI1_MISO(5),			
				I2C0_SMBA			
DEC	25	1/0	LIV/T	Default: PF6			
PF6	35	I/O	HVT	Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(3)</sup> , SEG30			
PF7	36	I/O	HVT	Default: PF7			
F 1 7	30	1/0	1101	Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SDA <sup>(3)</sup> , SEG31			
				Default: PA14/SWCLK			
PA14	37	I/O	HVT	Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK,			
				SPI1_MOSI <sup>(5)</sup>			
				Default: PA15			
DA45	00	1/0		Alternate: SPI0_NSS , USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> ,			
PA15	38	I/O	HVT	TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT,			
				I2S0_WS, SPI2_NSS <sup>(5)</sup> , I2S2_WS <sup>(5)</sup> , SEG17, I2C0_SMBA			
				Default: PB3			
				Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT,			
PB3	39	I/O	I H\/T	12S0_CK, TSI_G4_IO0, SPI2_SCK <sup>(5)</sup> , I2S2_CK <sup>(5)</sup> , SEG7,			
				I2C0_TXFRAME			
				Default: PB4			
B5.4	4.0			Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT,			
PB4	40	I/O	HVT	I2S0_MCK, TSI_G4_IO1, SPI2_MISO <sup>(5)</sup> , I2S2_MCK <sup>(5)</sup> ,			
				SEG8, I2C2_SMBA <sup>(5)</sup>			
PB5	41	I/O	HVT	Default: PB5			





Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN,
				TIMER2_CH1, I2S0_SD, SPI2_MOSI(5), I2S2_SD(5),
				SEG9, I2C2_TXFRAME <sup>(5)</sup> , CAN1_RX
				Default: PB6
PB6	42	I/O	HVT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,
				TSI_G4_IO2, I2C2_SCL <sup>(5)</sup> , CAN1_TX
				Default: PB7
PB7	43	I/O	HVT	Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,
				TSI_G4_IO3, I2C2_SDA <sup>(5)</sup>
BOOT0	44	I		Default: BOOT0
				Default: PB8
PB8	45	I/O	HVT	Alternate: I2C0_SCL, TIMER15_CH0, CEC, TSITG,
				SEG16, CAN0_RX
				Default: PB9
PB9	46	I/O	HVT	Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0,
				EVENTOUT, COM3, CAN0_TX
Vss	47	Р		Default: Vss
V <sub>DD</sub>	48	Р		Default: V <sub>DD</sub>

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: I/O Level: HVT = High Voltage Tolerant.
- (3) Functions are available on GD32F190C4 devices only.
- (4) Functions are available on GD32F190C8/6 devices.
- (5) Functions are available on GD32F190C8 devices.



# 2.6.3. GD32F190Tx QFN36 pin definitions

Table 2-5. GD32F190Tx QFN36 pin definitions

		Pin	I/O					
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description				
V <sub>DD</sub>	1	Р		Default: V <sub>DD</sub>				
PF0-OSCIN	2	I/O	HVT	Default: PF0				
110-00011		1/0	1101	Additional: OSCIN				
PF1-OSCOUT	3	I/O	HVT	Default: PF1				
		.,, 0		Additional: OSCOUT				
NRST	4	I/O		Default: NRST				
Vssa	5	Р		Default: V <sub>SSA</sub>				
V <sub>DDA</sub>	6	Р		Default: V <sub>DDA</sub>				
				Default: PA0				
				Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> ,				
PA0-WKUP	7	I/O		TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> , CMP0_OUT,				
				TSI_G1_IO1				
				Additional: ADC_IN0, RTC_TAMP1, WKUP0, CMP0_INDefault: PA1				
		I/O		Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> ,				
PA1	8			TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT, SEG0,				
				TSI_G0_IO1				
				Additional: ADC_IN1, CMP0_IP, OPA0_VINP				
				Default: PA2				
DAG	9	I/O		Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0, SEG1, CMP1_OUT, TSC_G0_IO2,				
PA2				I2C1_SMBA <sup>(5)</sup>				
				Additional: ADC_IN2, CMP1_IM6, OPA0_VINM				
				Default: PA3				
				Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3,				
PA3	10	I/O		TIMER14_CH1, SEG2, TSI_G0_IO3, I2C1_TXFRAME <sup>(5)</sup>				
				Additional: ADC_IN3, CMP1_IP, OPA0_VOUT				
				Default: PA4				
				Alternate: SPI0_NSS, USART0_CK(3), USART1_CK(4),				
DA4	44	1/0		TIMER13_CH0, SPI1_NSS <sup>(5)</sup> , I2S0_WS, TSI_G1_IO0,				
PA4	11	I/O		SPI2_NSS <sup>(5)</sup> , I2S2_WS <sup>(5)</sup>				
				Additional: ADC_IN4, CMP0_IM4, CMP1_IM4,				
				DAC0_OUT				
				Default: PA5				
				Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI,				
PA5	12	I/O		I2S0_CK, CEC, TSI_G1_IO1				
				Additional: ADC_IN5, CMP0_IM5, CMP1_IM5,				
				DAC1_OUT, CANH				
		.,-		Default: PA6				
PA6	13	I/O		Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN,				
				TIMER15_CH0, EVENTOUT, I2S0_MCK, CMP0_OUT,				



		Pin	I/O	ODSZI 130XX Dalasiice				
Pin Name	Pins	Type <sup>(1)</sup>		Functions description				
		1 ype /	Level	TSI C4 IO2 SEC2				
				TSI_G1_IO2, SEG3 Additional: ADC_IN6, OPA1_VINP, CANL				
				Default: PA7				
				Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,				
PA7	14	I/O		TIMERO_CHO_ON, TIMER16_CHO, EVENTOUT,				
				I2S0_SD, CMP1_OUT, TSI_G1_IO3, SEG4				
				Additional: ADC_IN7, OPA1_VINM				
				Default: PB0				
				Alternate: TIMER2_CH2, TIMER0_CH1_ON,				
PB0	15	I/O		USART1_RX <sup>(4)</sup> , EVENTOUT TSI_G2_IO1, SPI2_NSS <sup>(5)</sup> ,				
				12S2_WS <sup>(5)</sup> , SEG5				
				Additional: ADC_IN8, VLCD_Rail3, IREF, OPA1_VOUT Default: PB1				
				Alternate: TIMER2_CH3, TIMER13_CH0,				
PB1	16	I/O		TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> , TSI_G2_IO2, SEG6				
				Additional: ADC_IN9, VREF				
				Default: PB2				
PB2	17	I/O	HVT	Alternate: TSI_G2_IO3				
				Additional: VLCD_Rail2				
Vss	18	Р		Default: V <sub>SS</sub>				
V <sub>DD</sub>	19	Р		Default: V <sub>DD</sub>				
				Default: PA8				
PA8	20	I/O		Alternate: USARTO_CK, TIMERO_CH0, MCO,				
				USART1_TX <sup>(4)</sup> , EVENTOUT, COM0, I2C0_TXFRAME  Default: PA9				
				Alternate: USART0_TX, TIMER0_CH1,				
PA9	21	I/O	HVT	TIMER14_BRKIN, I2C0_SCL, TSI_G3_IO0, COM1,				
				SPI1_IO2 <sup>(5)</sup>				
				Default: PA10				
DA40	22	1/0		Alternate: USART0_RX, TIMER0_CH2,				
PA10	22	I/O	HVT	TIMER16_BRKIN, I2C0_SDA, TSI_G3_IO1, COM2,				
				SPI1_IO3 <sup>(5)</sup>				
				Default: PA11				
PA11	23	I/O	HVT	Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT,				
				CMP0_OUT, TSI_G3_IO2, CAN0_RX				
DA40	0.4		, n / <del>-</del>	Default: PA12				
PA12	24	I/O	HVT	Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, CMP1_OUT, TSI_G3_IO3, CAN0_TX				
				Default: PA13/SWDIO				
PA13	25	I/O		Alternate: IFRP_OUT, SWDIO,SPI1_MISO <sup>(5)</sup> ,				
				I2C0_SMBA				
DEC	00	1/0	LIV/ <del>T</del>	Default: PF6				
PF6	26	I/O	HVT	Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(3)</sup> , SEG30				
PF7	27	I/O	HVT	Default: PF7				
117		","	1171	Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SDA <sup>(3)</sup> , SEG31				





					ODOZI 100XX Datasiico				
	Pin Name	Pins	Pin	I/O	Functions description				
			Type <sup>(1)</sup>	Level <sup>(2)</sup>					
					Default: PA14/SWCLK				
	PA14	28	I/O	HVT	Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK,				
					SPI1_MOSI <sup>(5)</sup>				
					Default: PA15				
					Alternate: SPI0_NSS , USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> ,				
	PA15	29	I/O	HVT	TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT,				
					I2S0_WS, SPI2_NSS <sup>(5)</sup> , I2S2_WS <sup>(5)</sup> , SEG17,				
				I2C0_SMBA  Default: PB3					
					Default: PB3				
	PB3 30		I/O	HVT	Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT,				
	. 50	00	,, ,		I2S0_CK, TSI_G4_IO0, SPI2_SCK <sup>(5)</sup> , I2S2_CK <sup>(5)</sup> , SEG7,				
-					I2C0_TXFRAME				
				HVT	Default: PB4				
	PB4	31	I/O		Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT,				
		0.	""		I2S0_MCK, TSI_G4_IO1, SPI2_MISO(5), I2S2_MCK(5),				
-					SEG8, I2C2_SMBA <sup>(5)</sup>				
					Default: PB5				
	PB5	32	I/O	HVT	Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN,				
					TIMER2_CH1, I2S0_SD, SPI2_MOSI <sup>(5)</sup> , I2S2_SD <sup>(5)</sup> ,				
-					SEG9, I2C2_TXFRAME <sup>(5)</sup> , CAN1_RX				
					Default: PB6				
	PB6	33	I/O	HVT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,				
					TSI_G4_IO2, I2C2_SCL <sup>(5)</sup> , CAN1_TX				
					Default: PB7				
	PB7	34	I/O	HVT	Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,				
-					TSI_G4_IO3, I2C2_SDA <sup>(5)</sup>				
L	воото	35	I		Default: BOOT0				
	Vss	36	Р		Default: Vss				

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: HVT = High Voltage Tolerant.
- (3) Functions are available on GD32F190T4 devices only.
- (4) Functions are available on GD32F190T8/6 devices.
- (5) Functions are available on GD32F190T8 devices.



# 2.6.4. GD32F190xx pin alternate functions

Table 2-6. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF9	AF11
PA0		USARTO_CT S <sup>(1)</sup> USART1_CT S <sup>(2)</sup>	CH0,	TSI_G0_I O0	I2C1_SCL <sup>(3</sup> )			CMP0 _OUT		
PA1	EVENT OUT	USARTO_RT S <sup>(1)</sup> USART1_RT S <sup>(2)</sup>	TIMER1_ CH1	TSI_G0_I O1	I2C1_SDA <sup>(3</sup> )					SEG0
PA2	TIMER1 4_CH0	USARTO_TX <sup>(</sup> 1) USART1_TX <sup>(</sup> 2)		TSI_G0_I O2	I2C1_SMB A <sup>(3)</sup>			CMP1 _OUT		SEG1
PA3	TIMER1	USARTO_RX <sup>(</sup> 1)  USART1_RX <sup>(</sup> 2)	TIMER1_	TSI_G0_I O3	I2C1_TXFR AME <sup>(3)</sup>					SEG2
PA4	SS	USARTO_CK <sup>(</sup> 1)  USART1_CK <sup>(</sup> 2)		TSI_G1_I O0	TIMER13_ CH0		SPI1_ NSS <sup>(3)</sup>			
PA5	SPI0_S CK I2S0_C K	CEC	TIMER1_ CH0, TIMER1_ ETI	TSI_G1_I O1						
PA6	SPI0_MI SO I2S0_M CK	TIMER2 CH0	TIMER0_ BRKIN	TSI_G1_I O2		TIMER 15_CH 0	EVEN TOUT			SEG3
PA7	SPI0_M OSI I2S0_S D	TIMER2 CH1	TIMER0_ CH0_ON	TSI_G1_I O3	TIMER13_ CH0	TIMER 16_CH 0	EVEN TOUT			SEG4
PA8	мсо	USART0_CK	TIMER0_ CH0	EVENTO UT	USART1_T X <sup>(2)</sup>	I2C1_T XFRA ME <sup>(3)</sup>				СОМО
PA9	TIMER1 4_BRKI N	USARTO_TX	TIMER0_ CH1	TSI_G3_I O0	I2C0_SCL		SPI1_I O2 <sup>(3)</sup>			COM1



### GD32F190xx Datasheet

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF9	AF11
PA10	TIMER1 6_BRKI N	USART0_RX	TIMER0_ CH2	TSI_G3_I O1	I2C0_SDA		SPI1_I O3 <sup>(3)</sup>			COM2
PA11	EVENT OUT	USART0_CT S	TIMER0_ CH3	TSI_G3_I O2					CAN0 _RX	
PA12	EVENT OUT	USART0_RT S	TIMER0_ ETI	TSI_G3_I O3					CAN0 _TX	
PA13	SWDIO	IFRP_OUT				I2C0_ SMBA	SPI1_ MISO <sup>(3</sup>			
PA14	SWCLK	USARTO_TX <sup>(</sup> 1)  USART1_TX <sup>(</sup> 2)					SPI1_ MOSI <sup>(3</sup>			
PA15	SS	USARTO_RX <sup>(</sup> 1)  USART1_RX <sup>(</sup> 2)	CH0,		I2C0_SMB A		SPI1_ NSS <sup>(3)</sup>			SEG1

- (1) Functions are available on GD32F190x4 devices only.
- (2) Functions are available on GD32F190x8/6 devices.
- (3) (Functions are available on GD32F190x8 devices.



Table 2-7. Port B alternate functions summary

	-7. Port B	anema	i <del>e</del> iunctio	nia Suillii	ıaı y					
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF9	AF11
						SPI2_N				
DDO	EVENTO	TIMER2	TIMER0_	TSI_G2_I	USART1	SS/				SEG
PB0	UT	_CH2	CH1_ON	O1	_RX <sup>(2)</sup>	12S2_W				5
						S <sup>(3)</sup>				
55.4	TIMER13	TIMER2	TIMER0_	TSI_G2_I			SPI1_S			SEG
PB1	_CH0	_CH3	CH2_ON	02			CK <sup>(3)</sup>			6
				TSI_G2_I						
PB2				О3						
	2010 00					SPI2_S				
	SPI0_SC	EVETO	TIMER1_	TSI_G4_I	I2C0_TX	CK/				SEG
PB3	K	UT	CH1	O0	FRAME	12S2_C				7
	12S0_CK					K <sup>(3)</sup>				
	SPI0_MI					SPI2_M				
	so	TIMER2	EVENTO	TSI_G4_I	I2C2_SM	ISO/				SEG
PB4	12S0_MC	_CH0	UT	O1	BA <sup>(3)</sup>	12S2_M				8
	K					CK <sup>(3)</sup>				
						SPI2_M				
	SPI0_MO	TIMER2	TIMER15	I2C0_SM	I2C2 TX				CAN1_	SEG
PB5	SI	_CH1	_BRKIN	BA	FRAME <sup>(3)</sup>				RX	9
	12S0_SD					D <sup>(3)</sup>				
			TIMER15							
PB6	USART0	12C0_S	_CH0_O	TSI_G4_I					CAN1_	
	_TX	CL	N	O2	L <sup>(3)</sup>				TX	
			TIMER16							
PB7	USART0	12C0_S	_CH0_O	TSI_G4_I						
	_RX	DA	N	O3	A <sup>(3)</sup>					
		12C0 S	TIMER15						CAN0_	SEG
PB8	CEC	CL	_CH0	TSITG					RX	16
	IFRP OU		TIMER16	EVENTO					CAN0_	СОМ
PB9	T	DA	_CH0	UT					TX	3
		12C0_S								
		CL <sup>(1)</sup>	TIMER1_				SPI1_I			SEG
PB10	CEC	I2C1_S	CH2	TSITG			O2 <sup>(3)</sup>			10
		CL <sup>(3)</sup>								
		12C0_S								
	EVENTO	DA <sup>(1)</sup>	TIMER1_	TSI_G5_I			SPI1_I			SEG
PB11	UT	I2C1_S	CH3	00			O3 <sup>(3)</sup>			11
	]	DA <sup>(3)</sup>	0.10							
	SPI0_NS		TIMER0_	TSI G5 I	I2C1_SM				CAN1_	SEG
PB12	S <sup>(1)</sup>	OUT	BRKIN	O1	BA <sup>(3)</sup>				RX	12
	_	ı - <del>-</del> -			,		l			



# GD32F190xx Datasheet

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF9	AF11
	SPI1_NS S <sup>(3)</sup>									
PB13	SPI0_SC K <sup>(1)</sup> SPI1_SC K <sup>(3)</sup>		TIMER0_ CH0_ON	TSI_G5_I O2	I2C1_TX FRAME <sup>(3)</sup>				CAN1_ TX	SEG 13
PB14	SPI0_MI SO <sup>(1)</sup> SPI1_MI SO <sup>(3)</sup>	TIMER1 4_CH0	TIMER0_ CH1_ON	TSI_G5_I O3						SEG 14
PB15	SPI0_MO SI <sup>(1)</sup> SPI1_MO SI <sup>(3)</sup>	TIMER1	TIMER0_ CH2_ON	TIMER14 _CH0_O N						SEG 15

- (1) Functions are available on GD32F190x4 devices only.
- (2) Functions are available on GD32F190x8/6 devices.
- (3) Functions are available on GD32F190x8 devices.



Table 2-8. Port C & D & F alternate functions summary

Pin	able 2-8. Port C & D & F alternate functions summary									
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF9	AF11
PC0	EVENTOU T	I2C2_SCL(2)								SEG18
PC1	EVENTOU T	I2C2_SDA(2)								SEG19
PC2	EVENTOU T	I2C2_SMBA(								SEG20
PC3	EVENTOU T	I2C2_TXFR AME <sup>(2)</sup>								SEG21
PC4	EVENTOU T									SEG22
PC5	TSI_G2_IO									SEG23
PC6	TIMER2_C H0	I2C2_TXFR AME <sup>(2)</sup>								SEG24
PC7	TIMER2_C H1	I2C2_SCL <sup>(2)</sup>								SEG25
PC8	TIMER2_C H2	I2C2_SDA <sup>(2)</sup>								SEG26
PC9	TIMER2_C H3	I2C2_SMBA(		MCO2						SEG27
PC10	SPI2_SCK/ I2S2_CK <sup>(2)</sup>									COM4 SEG28
PC11	SPI2_MIS O/ I2S2_MCK(									COM5 SEG29
PC12	SPI2_MOS I/ I2S2_SD <sup>(2)</sup>									COM6 SEG30
PD2	TIMER2_E TI									COM7 SEG31
PF4	EVENTOU T									SEG28
PF5	EVENTOU T									SEG29
PF6	I2C0_SCL <sup>(1</sup> ) I2C1_SCL <sup>(2</sup>									SEG30
PF7	I2C0_SDA(									SEG31



# GD32F190xx Datasheet

	1)					
	I2C1_SDA(					
	2)					

- (1) Functions are available on GD32F190x4 devices only.
- (2) Functions are available on GD32F190x8 devices.



### 3. Functional description

### 3.1. ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex®-M3 processor core
- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

### 3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The <u>Table 2-2. GD32F190xx memory map</u> shows the memory map of the GD32F190xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

### 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator



- Integrated system clock PLL
- 2.5 to 5.5 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See <u>Figure</u> 2-5. <u>GD32F190xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.95V and down to 1.9V. The device remains in reset mode when V<sub>DD</sub> is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 2.5 to 5.5 V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>DDA</sub> range: 2.5 to 5.5 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> range: 1.8 to 5.5 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA2 and PA3, PA14 and PA15) in device mode.

### 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.



#### Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.8V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm and the LVD output. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.8V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

### 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2M
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Conversion range: V<sub>SSA</sub> to V<sub>DDA</sub> (3.0 to 5.5 V)
- Temperature sensor

A 12-bit 2M SPS multi-channel ADC are integrated in the device. It is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. The conversion range is between  $3.0~\rm V < V_{DDA} < 5.5~\rm V$ . An on-chip 16-bit hardware oversample scheme improves performances while off-loading the related computational burden from the MCU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADC can be triggered from the events generated by the general-purpose timers (TIMERx, x=1,2,14) and the advanced-control timer (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

### 3.7. Digital to analog converter (DAC)

■ Two 12-bit DAC converter of independent output channel



8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is  $V_{REF+}$ 

#### 3.8. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2Ss

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

#### 3.9. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F190xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

# 3.10. Timers and PWM generation

- One 16-bit advanced-control timer (TIMER0), one 32-bit general-purpose timer (TIMER1) and five 16-bit general-purpose timers (TIMER2, TIMER13 ~ TIMER16), and one 16-bit basic timer (TIMER5)
- Up to 4 independent channels of PWM, output compare or input capture for each general-



purpose timer (GPTM) and external trigger input

- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced-control timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general-purpose 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM) can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5, is mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F190xx provides two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source



#### 3.11. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with sub-seconds, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

#### 3.12. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- Hardware support specifications of secure access and control module interface applied in validation for resident ID cards

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

# 3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode (SPI1)



The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

# 3.15. Inter-IC sound (I2S)

- Up to two I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz, multiplexed with SPI0 and SPI2
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F190xx contain a I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI0 and SPI2. The audio sampling frequency from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.

#### 3.16. **HDMI CEC**

■ Hardware support Consumer Electronics Control (CEC) protocol (HDMI standard rev1.4)

The CEC protocol provides high-level control functions between the audiovisual products linked with HDMI cables. GD32F190xx contain a HDMI-CEC controller which has an independent clock domain and can wake up the MCU from deep-sleep mode on data reception.



#### 3.17. Touch sensing interface (TSI)

- Supports up to 18 external electrodes by the sensing channels distributed over 6 analog I/O groups
- Programmable charging frequency and I/O pins
- Capability to wake up the MCU from power saving modes

Capacitive sensing technology can be used for the detection of a finger (or any conductive object) presence near an electrode. The capacitive variation of the electrode introduced by the finger can be measured by charging and detecting the voltage across the sampling capacitor. GD32F190xx contain a hardware touch sensing interface (TSI) and only requires few external components to operate. The sensing channels are distributed over 6 analog I/O groups including: Group1 (PA0 ~ PA3), Group2 (PA4 ~ PA7), Group3 (PC5, PB0 ~ PB2), Group4 (PA9 ~ PA12), Group5 (PB3, PB4, PB6, PA7) and Group6 (PB11 ~ PB14).

### 3.18. Comparators (CMP)

- Two fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal, external I/O or DAC output pin)

Two Comparators (CMP) are implemented within the devices. Both comparators can wake up from deep-sleep mode to generate interrupts and breaks for the timers and also can be combined as a window comparator. The internal voltage reference is also connected to ADC\_IN17 input channel of the ADC.

# 3.19. Operational amplifiers (OPA)

- Rail-to-rail input and output voltage range
- Low input bias current, offset voltage and low power mode

GD32F190xx provides two operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.

# 3.20. LCD controller (LCD)

- Configurable frame frequency
- Blinking of individual segments or all segments
- Double buffer up to 8x32 bits registers for LCD\_DATAx storage
- The contrast can also be adjusted by configuring dead time
- VLCD rails decoupling capability



The LCD controller directly drives LCD displays by creating the AC segment and common voltage signals automatically. It can drive the monochrome passive liquid crystal display (LCD) which composed of a plurality of segments (pixels or complete symbols) that can be converted to visible or invisible. The LCD controller can support up to 32 segments and 8 commons.

#### 3.21. Controller area network (CAN)

- Two CANs interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly
- A hardware CAN PHY integrated (CAN0)

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others. The integrated hardware CAN PHY can be enabled by register setting and this mode only used for CANO.

#### 3.22. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

#### 3.23. Package and operation temperature

- LQFP64 (GD32F190Rx), LQFP48 (GD32F190Cx) and QFN36 (GD32F190Tx)
- Operation temperature range: -40°C to +85°C (industrial level)



## 4. Electrical characteristics

## 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	External voltage range	Vss - 0.3	Vss + 5.5	V
$V_{DDA}$	External analog supply voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 5.5	V
V <sub>BAT</sub>	External battery supply voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5	V
Vin	Input voltage on 5V tolerant pin	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 7.5	V
VIN	Input voltage on other I/O	Vss - 0.3	5.5	V
I <sub>IO</sub>	Maximum current for GPIO pins	_	25	mA
T <sub>A</sub>	Operating temperature range	-40	+85	°C
T <sub>STG</sub>	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

#### 4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Supply voltage	_	2.5	5.0	5.5	V
V <sub>DDA</sub>	Analog supply voltage	Same as V <sub>DD</sub>	2.5	5.0	5.5	V
V <sub>BAT</sub>	Battery supply voltage	_	2.0	_	5.5	V

# 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System		59.23		mA
I <sub>DD</sub>	Supply current	clock=72 MHz, All peripherals enabled		39.23		111/4
טטו	(Run mode)	V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System clock		38.71		mA
		=72 MHz, All peripherals disabled		30.71		ША



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>-</b>		V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System clock		- 71		
		=48 MHz, All peripherals enabled		40.46	_	mA
		V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System Clock		00.70		A
		=48 MHz, All peripherals disabled	_	26.72	_	mA
		V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, CPU clock				
		off, System clock=72MHz, All peripherals	_	35.17	_	mΑ
	Supply current	enabled				
	(Sleep mode)	V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, CPU clock				
		off, System clock=72MHz, All peripherals	_	13.00	_	mΑ
		disabled				
		V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, Regulator in run				
	Supply current	mode,IRC40K on, RTC on, All GPIOs analog	_	119.81	_	μΑ
	(Deep-Sleep	mode				
	mode)	V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, Regulator in low power				
	mode)	mode,IRC40K on, RTC on, All GPIOs analog	_	105.35	_	μΑ
		mode				
	Supply current	V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, LXTAL off,IRC40K on, RTC	_	11.08	_	μΑ
		on				μ., .
	(Standby	V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, LXTAL off,IRC40K on, RTC	_	10.56	_	μΑ
	mode)	off				-
		V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, LXTAL off,IRC40K off, RTC	_	8.54	_	μΑ
		off				
		V <sub>DD</sub> not available, V <sub>BAT</sub> =5.5 V, LXTAL on with	_	2.30	_	μΑ
		external crystal, RTC on, Higher driving				
		$V_{DD}$ not available, $V_{BAT}$ =5.0 V, LXTAL on with	_	2.06	_	μΑ
		external crystal, RTC on, Higher driving				
		V <sub>DD</sub> not available, V <sub>BAT</sub> =3.3 V, LXTAL on with	_	1.56	_	μΑ
		external crystal, RTC on, Higher driving				
I <sub>BAT</sub>	Battery supply	V <sub>DD</sub> not available, V <sub>BAT</sub> =2.5 V, LXTAL on with	_	1.41	_	μΑ
	current	external crystal, RTC on, Higher driving				
		$V_{DD}$ not available, $V_{BAT}$ =5.0 V, LXTAL on with	_	1.32	_	μΑ
		external crystal, RTC on, Lower driving				•
		V <sub>DD</sub> not available, V <sub>BAT</sub> =3.3 V, LXTAL on with	_	0.88	_	μΑ
		external crystal, RTC on, Lower driving				
		$V_{DD}$ not available, $V_{BAT}$ =2.5 V, LXTAL on with	_	0.75	_	μΑ
	1	external crystal, RTC on, Lower driving				

# 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in *Table 4-4. EMS characteristics*, based on the EMS levels and classes compliant with IEC 61000 series standard.



Table 4-4. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
\/-o-	Voltage applied to all device pins to	V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = +25 °C	3B
V <sub>ESD</sub>	induce a functional disturbance	conforms to IEC 61000-4-2	ЗБ
	Fast transient voltage burst applied to	V F0V T. 125 °C	
$V_{FTB}$	induce a functional disturbance through	V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = +25 °C conforms to IEC 61000-4-4	4A
	100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins	COMOTHS to IEC 61000-4-4	

EMI (Electromagnetic Interference) emission testing result is given in <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

Symbol	Parameter	Conditions	Tested	Cond	ditions	Unit
			frequency band	24M	48M	
V	V <sub>DD</sub> = 5.0 V,	0.1 to 2 MHz	<0	<0		
		$T_A = +25  ^{\circ}C$	2 to 30 MHz	-3.9	-2.8	
S <sub>ЕМІ</sub>	Peak level	compliant with IEC	30 to 130 MHz	-7.2	-8	dBµV
		61967-2	130 MHz to 1GHz	-7	-7	

# 4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>POR</sub>	Power on reset threshold		1.87	1.94	2.01	V
V <sub>PDR</sub>	Power down reset threshold		1.82	1.89	1.96	V
V <sub>H</sub> YST	PDR hysteresis		_	0.05	_	V
T <sub>RSTTEMP</sub>	Reset temporization		_	2	_	ms

# 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> =25 °C; JESD22- A114	_		7000	>



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Electrostatic discharge	T <sub>A</sub> =25 °C;			1000	V
VESD(CDM)	voltage (charge device model)	JESD22-C101			1000	V

Table 4-8. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I-test	T. 25 %C, IFOD70	_		±200	mA
LU	V <sub>supply</sub> over voltage	T <sub>A</sub> =25 °C; JESD78	_	_	8.25	٧

#### 4.7. External clock characteristics

Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>f</b> HXTAL	High Speed External oscillator	Vnn=5.0V	4	8	32	MHz
IHXIAL	(HXTAL) frequency	V DD=3.0 V	4	0	32	IVITZ
C	ecommended load capacitance on OSC_IN and OSC_OUT		20	30	pF	
C <sub>HXTAL</sub>	OSC_IN and OSC_OUT	_	_	20	30	рг
	Recommended external feedback					
RFHXTAL	resistor between XTALIN and	_	_	200	_	ΚΩ
	XTALOUT					
D <sub>HXTAL</sub>	HXTAL oscillator duty cycle	_	30	50	70	%
IDDHXTAL	HXTAL oscillator operating current	V <sub>DD</sub> =5.0V, T <sub>A</sub> =25°C	_	1.7	_	mΑ
tsuhxtal	HXTAL oscillator startup time	V <sub>DD</sub> =5.0V, T <sub>A</sub> =25°C	_	2	_	ms

Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL</sub>	Low Speed External oscillator (LXTAL) frequency	V <sub>DD</sub> =V <sub>BAT</sub> =5.0V	_	32.768	1000	KHz
CLXTAL	Recommended load capacitance on OSC32_IN and OSC32_OUT	_	_		15	pF
D <sub>LXTAL</sub>	LXTAL oscillator duty cycle	_	30	50	70	%
		LXTALDRV[1:0]=00	_	0.7		
	LXTAL oscillator operating	LXTALDRV[1:0]=01	_	0.8	l	
IDDLXTAL	current	LXTALDRV[1:0]=10	_	1.1		μA
		LXTALDRV[1:0]=11	_	1.4		
tsulxtal	LXTAL oscillator startup time	V <sub>DD</sub> =V <sub>BAT</sub> =5.0V	_	3	_	s



#### 4.8. Internal clock characteristics

Table 4-11. Internal 8M RC oscillators (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>4</b>	High Speed Internal	Vpp=5.0V		8		MHz
f <sub>IRC8M</sub>	Oscillator (IRC8M) frequency			0		IVII IZ
	IRC8M oscillator Frequency	V <sub>DD</sub> =5.0V, T <sub>A</sub> =-40°C ~+105°C	-3.5	l	+3.0	%
ACC <sub>IRC8M</sub>	accuracy, Factory-trimmed	V <sub>DD</sub> =5.0V, T <sub>A</sub> =0°C ~ +85°C	-2.0		+2.0	%
		V <sub>DD</sub> =5.0V, T <sub>A</sub> =25°C	-1.0		+1.0	%
D <sub>IRC8M</sub>	IRC8M oscillator duty cycle	V <sub>DD</sub> =5.0V, f <sub>IRC8M</sub> =8MHz	48	50	52	%
l	IRC8M oscillator operating	VDD=5.0V. fircam=8MHz		80	100	
IDDIRC8M	current	VDD=3.0 V, IIRC8M=OIVIFIZ		80	100	μΑ
tsuirc8M	IRC8M oscillator startup time	V <sub>DD</sub> =5.0V, f <sub>IRC8M</sub> =8MHz	1		2	us

Table 4-12. Voltage values and corresponding IRC8M standard

Value	Standard
5.5V	8.29 MHz ±1%
5V	8.00 MHz ±1%
3.3V	7.52 MHz ±1%
3V	7.54 MHz ±1%
2.5V	7.57 MHz ±1%

#### Note:

GD32F190 IRC8M was trimmed in 5V, if other voltage value is needed to use in <u>Table 4-12. Voltage</u> <u>values and corresponding IRC8M standard</u>, please calibrate the IRC8M value by manual.

Table 4-13. Internal 40K RC oscillator (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
4	Low Speed Internal oscillator	$V_{DD}=V_{BAT}=5.0V$ ,	30 40		30 4	20	40	60	KHz
†IRC40K	(IRC40K) frequency	$T_A=-40$ °C ~ $+85$ °C	30	40	00	KI IZ			
lanca	IRC40K oscillator operating	V <sub>DD</sub> =V <sub>BAT</sub> =5.0V, T <sub>A</sub> =25°C		1	2				
IDDIRC40K	current	VDD=VBAI=5.0V, TA=25 C			2	μΑ			
4	IRC40K oscillator startup	\/\/F 0\/ T25°C			90	1110			
tsuirc40K	time	$V_{DD}=V_{BAT}=5.0V$ , $T_A=25$ °C	_	_	80	μs			

# 4.9. PLL characteristics

Table 4-14. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub>	PLL input clock frequency		1	8	25	MHz
f <sub>PLL</sub>	PLL output clock frequency	_	16	_	72	MHz
tLOCK	PLL lock time	_	_		200	μs



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Jitter <sub>PLL</sub>	Cycle to cycle Jitter	_			300	ps

# 4.10. Memory characteristics

Table 4-15. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PEcyc	Number of guaranteed program /erase cycles before failure (Endurance)	T <sub>A</sub> =-40°C ~ +85°C	100	_	_	kcycles
t <sub>RET</sub>	Data retention time	T <sub>A</sub> =125°C	20	_	_	years
t <sub>PROG</sub>	Word programming time	T <sub>A</sub> =-40°C ~ +85°C	200		400	us
terase	Page erase time	T <sub>A</sub> =-40°C ~ +85°C	60	100	450	ms
tmerase	Mass erase time	T <sub>A</sub> =-40°C ~ +85°C	3.2	_	9.6	S



# 4.11. **GPIO** characteristics

Table 4-16. I/O port characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> =2.5V	_	_	0.83	
VIL	Standard IO Low level	V <sub>DD</sub> =3.3V	_	_	1.24	,,
	input voltage	V <sub>DD</sub> =5.0V	_	_	1.97	-
		V <sub>DD</sub> =5.5V	_	_	2.22	
		V <sub>DD</sub> =2.5V	_	_	0.65	
	High Voltage tolerant IO	V <sub>DD</sub> =3.3V	_	_	0.93	
	Low level input voltage	V <sub>DD</sub> =5.0V	_	_	1.46	V
		V <sub>DD</sub> =5.5V	_	_	1.66	
		V <sub>DD</sub> =2.5V	1.67	_	_	
	Standard IO High level	V <sub>DD</sub> =3.3V	2.01	_	_	
	input voltage	V <sub>DD</sub> =5.0V	2.91	_		V
.,		V <sub>DD</sub> =5.5V	3.13	_	_	
$V_{IH}$		V <sub>DD</sub> =2.5V	1.42	_	_	V
	High Voltage tolerant IO	V <sub>DD</sub> =3.3V	1.70	_	_	
	High level input voltage	V <sub>DD</sub> =5.0V	2.38	_	_	
		V <sub>DD</sub> =5.5V	2.54	_	_	
		V <sub>DD</sub> =2.5V, I <sub>IO</sub> =8mA	_	_	0.29	
		V <sub>DD</sub> =3.3V, I <sub>IO</sub> =8mA	_	_	0.22	
		V <sub>DD</sub> =5.0V, I <sub>IO</sub> =8mA	_	_	0.17	
.,		V <sub>DD</sub> =5.5V, I <sub>IO</sub> =8mA	_	_	0.16	
$V_{OL}$	Low level output voltage	V <sub>DD</sub> =2.5V, I <sub>IO</sub> =20mA	_	_	1.10	V
		V <sub>DD</sub> =3.3V, I <sub>IO</sub> =20mA	_	_	0.59	
		V <sub>DD</sub> =5.0V, I <sub>IO</sub> =20mA	_	_	0.42	
		V <sub>DD</sub> =5.5V, I <sub>IO</sub> =20mA	_	_	0.40	
		V <sub>DD</sub> =2.5V, I <sub>IO</sub> =8mA	2.24	_	_	
		V <sub>DD</sub> =3.3V, I <sub>IO</sub> =8mA	3.12	_	_	
		V <sub>DD</sub> =5.0V, I <sub>IO</sub> =8mA	4.87	_	_	
	l limb lavel autout valtage	V <sub>DD</sub> =5.5V, I <sub>IO</sub> =8mA	5.37	_	_	.,
Vон	High level output voltage	V <sub>DD</sub> =2.5V, I <sub>IO</sub> =20mA	1.68	_	_	V
		V <sub>DD</sub> =3.3V, I <sub>IO</sub> =20mA	2.80	_	_	
		V <sub>DD</sub> =5.0V, I <sub>IO</sub> =20mA	4.64	_	_	†
		V <sub>DD</sub> =5.5V, I <sub>IO</sub> =20mA	5.17	_	_	
R <sub>PU</sub>	Internal pull-up resistor	V <sub>IN</sub> =V <sub>SS</sub>	30	40	50	kΩ



# 4.12. ADC characteristics

Table 4-17. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Operating voltage	_	3.0	5.0	5.5	V
V <sub>IN</sub>	ADC input voltage range	_	0	_	$V_{\text{DDA}}$	V
f <sub>ADC</sub>	ADC clock	_	0.1	_	28	MHz
		12-bit	0.007	_	2	
f <sub>S</sub>	Sampling rate	10-bit	0.008	_	2.3	MSP
IS	Sampling rate	8-bit	0.01	_	2.8	S
		6-bit	0.013	_	3.5	
VIN	Analog input voltage	16 external;3 internal	0	_	V <sub>DDA</sub>	V
V <sub>REF+</sub>	Positive Reference Voltage	_	_	V <sub>DDA</sub>	_	V
V <sub>REF</sub> -	Negative Reference Voltage	_	_	0	_	V
R <sub>AIN</sub>	External input impedance	See <b>Equation 1</b>	_	_	38	kΩ
R <sub>ADC</sub>	Input sampling switch resistance	_	_	_	0.5	kΩ
C <sub>ADC</sub>	Input sampling capacitance	No pin/pad capacitance included	_	5.2	_	pF
tcal	Calibration time	f <sub>ADC</sub> =28MHz	_	3	_	μs
ts	Sampling time	f <sub>ADC</sub> =28MHz	0.053	_	9.554	μs
		12-bit	_	14	_	
	Total conversion time	10-bit	_	12	_	1/
tconv	(including sampling time)	8-bit	_	10	_	f <sub>ADC</sub>
		6-bit	_	8	_	
t <sub>SU</sub>	Startup time		_	_	1	μs

$$\textit{Equation 1} : \text{R}_{\text{AIN}} \text{ max formula } \quad \textit{R}_{\text{AIN}} < \frac{T_{\text{S}}}{f_{\text{ADC}} * C_{\text{ADC}} * \ln(2^{N+2})} - \textit{R}_{\text{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

Table 4-18. ADC RAIN max for fADC=28MHz

T <sub>s</sub> (cycles)	t <sub>s</sub> (us)	R <sub>AIN max</sub> (KΩ)
1.5	0.0536	0.5
7.5	0.2679	4.8
13.5	0.4821	9
28.5	1.018	19
41.5	1.482	28
55.5	1.982	38
71.5	2.554	N/A



T <sub>s</sub> (cycles)	t <sub>s</sub> (us)	R <sub>AIN max</sub> (KΩ)
239.5	8.554	N/A

Note: Guaranteed by design, not tested in production.

#### 4.13. DAC characteristics

**Table 4-19. DAC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Operating voltage	_	2.5	5.0	5.5	V
RLOAD	Resistive load	Resistive load with buffer ON	5	_	_	kΩ
Ro	Impedance output	Impedance output with buffer OFF	l		15	kΩ
C <sub>LOAD</sub>	Capacitive load	Capacitive load with buffer ON	l	_	50	pF
DAC OUT	Lower DAC OUT voltere	Lower DAC_OUT voltage with buffer ON	0.2	_	_	٧
DAC_OUT min	Lower DAC_OUT voltage	Lower DAC_OUT voltage with	0.5	_	_	mV
		buffer OFF				
	Higher DAC_OUT	Higher DAC_OUT voltage with buffer ON	_	_	V <sub>DDA</sub> -	V
DAC_OUT <sub>max</sub>	voltage	Higher DAC_OUT voltage with buffer OFF		_	V <sub>DDA</sub> -	V
I <sub>DDA</sub>	DC current consumption in quiescent	Middle code on the input		_	797	μA
IDDA	mode with no load	Worst code on the input	_	_	1237	μΛ
DNL	Differential non linearity	_	_	±2	_	LSB
INL	Integral non linearity	_	_	±4	_	LSB
Gain error	Gain error	_	_	±0.5	_	%
TSETTLING	Settling time	C <sub>LOAD</sub> ≤50pF, R <sub>LOAD</sub> ≥5kΩ		0.6	0.8	μs
Update rate	Max frequency for a correct DAC_OUT change from code i to i±1LSB	C <sub>LOAD</sub> ≤50pF, R <sub>LOAD</sub> ≥5kΩ		_	4	MS/s
T <sub>WAKEUP</sub>	Wakeup time from off state	C <sub>LOAD</sub> ≤50pF, R <sub>LOAD</sub> ≥5kΩ	_	0.8	1	μs
PSRR	Power supply rejection ratio	No R <sub>Load</sub> , C <sub>LOAD</sub> =50pF	_	-85	-75	dB



## 4.14. SPI characteristics

Table 4-20. SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_	_	30	MHz
TSI <sub>K(H)</sub>	SCK clock high time	_	19	_	_	ns
TSI <sub>K(L)</sub>	SCK clock low time	_	19	_	_	ns
		SPI master mode				
t <sub>V(MO)</sub>	Data output valid time	_	_	_	25	ns
t <sub>H(MO)</sub>	Data output hold time	_	2	_	_	ns
tsu(MI)	Data input setup time	_	5	_	_	ns
t <sub>H(MI)</sub>	Data input hold time	_	5	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	f <sub>PCLK</sub> =54MHz	74	_	_	ns
t <sub>H(NSS)</sub>	NSS enable hold time	f <sub>PCLK</sub> =54MHz	37	_	_	ns
t <sub>A(SO)</sub>	Data output access time	f <sub>PCLK</sub> =54MHz	0	_	55	ns
t <sub>DIS(SO)</sub>	Data output disable time	_	3	_	10	ns
tv(so)	Data output valid time	_	_	_	25	ns
t <sub>H(SO)</sub>	Data output hold time	_	15	_		ns
tsu(si)	Data input setup time	_	5	_	_	ns
t <sub>H(SI)</sub>	Data input hold time	_	4	_	_	ns

# 4.15. I2C characteristics

Table 4-21. I2C characteristics

Cumbal	Parameter	Conditions	Standard mode		Fast mode		Unit
Symbol	Farameter	Conditions	Min	Max	Min	Max	Offic
f <sub>SCL</sub>	SCL clock frequency	_	0	100	0	400	KHz
TSI <sub>L(H)</sub>	SCL clock high time	_	4.0	_	0.6	_	ns
TSI <sub>L(L)</sub>	SCL clock low time	_	4.7	_	1.3	_	ns

## 4.16. USART characteristics

Table 4-22. USART characteristics

Symbol	Parameter Conditions		Min	Тур	Max	Unit
fsck	SCK clock frequency —				36	MHz
TSI <sub>K(H)</sub>	SCK clock high time	_	13	_	_	ns
TSI <sub>K(L)</sub>	SCK clock low time	_	13	_	_	ns



# 4.17. Operational amplifier characteristics

Table 4-23. OPA characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Uni t
V <sub>DDA</sub>	Operating voltage	_	2.5	5.0	5.5	V
Vсм	Common mode voltage V <sub>DDA</sub> =5.0		0.05	_	4.95	V
I	Operating ourrent	Normal mode	330	370	383	
I <sub>DD</sub>	Operating current	Low power mode	170	190	197	μA
	Drive current	Normal mode	0.2	22	33	A
I <sub>Load</sub>	Drive current	Low power mode	0.6	24	34	mA
Vos_cal_range	Vos calibration range	_	_	_	±14	mV
V <sub>os_cal</sub>	V <sub>os</sub> after calibration Normal/Low power mode		_	_	±1.2	mV
<b>-</b>	\Makaya tima	Normal mode	2.7	2.9	3.0	μS
T <sub>wakeup</sub>	Wakeup time	Low power mode	4.1	4.4	4.8	μS
SR	Claurata	Normal,R <sub>L</sub> =10kΩ, C <sub>L</sub> =47pF	2	2.5	3.33	V/µ
SK	Slew rate	Low power mode	1.43	1.67	2	S
OMDD	Common mode rejection	Normal mode	_	93.9	_	Ē
CMRR	ratio	Low power mode	_	90.4	_	dB
DODD	Power supply rejection	Normal mode	_	63.4	_	j
PSRR	ratio	Low power mode	_	81.7	_	dB
ODW	Onio handuidu	Normal, R <sub>L</sub> =10kΩ, C <sub>L</sub> =47pF	_	10.2	_	МН
GBW	Gain bandwidth	Low power mode	_	5.0	_	z
1.0	0 1 .	Normal, 10kΩ <r∟<50kω< td=""><td>_</td><td>94.14</td><td>_</td><td></td></r∟<50kω<>	_	94.14	_	
A0	Open-loop gain	Low power mode	_	94	_	dB



# 4.18. Comparators characteristics

Table 4-24. CMP characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>DDA</sub>	Operating voltage	_	2.5	5.0	5.5	V	
V <sub>IN</sub>	Input voltage range	_	0	_	$V_{\text{DDA}}$	V	
V <sub>BG</sub>	Scaler input voltage	_	_	1.2	_	V	
Vsc	Scaler offset voltage	_	_	±5	±10	mV	
	Dropo notion delevitor	Ultra low power mode	_	0.91	1.06	μS	
	Propagation delay for 200mv step with 100mV	Low power mode	_	0.45	0.53	μS	
	overdrive	Medium power mode	_	0.16	0.20	μS	
4_	overunve	High speed power mode	_	30	41	nS	
t₀	Propagation delay for full range step with 100mV	Ultra low power mode	_	1.47	1.64	μS	
		Low power mode	_	0.77	0.87	μS	
		Medium power mode	_	0.28	0.32	μS	
	overanve	High speed power mode	_	42	54	nS	
		Ultra low power mode	_	1.8 2.1			
,	Current consumption	Low power mode	_	2.85	3.20	μA	
I <sub>DD</sub>		Medium power mode	_	7.40	7.99		
		High speed power mode	_	65.9	68.3		
V <sub>offset</sub>	Offset error	<del>-</del>	_	±5	±10	mV	
	No hysteresis	<del>-</del>	_	0	_		
$V_{hys}$	I avy hyvatamasia	High speed power mode	7	8	11		
	Low hysteresis	All other power modes	5	8	14		
	Madium huatavasia	High speed power mode	13	16	21	mV	
	Medium hysteresis	All other power modes	11	16	30		
	Lligh bysteresis	High speed power mode 26		32	43		
	High hysteresis	All other power modes	20	32	60		



# 5. Package information

## 5.1. QFN package outline dimensions

Figure 5-1. QFN package outline




Table 5-1. QFN package dimensions

	QFN36			QFN36		
Symbol	min	max	Symbol	min	max	
А	$6.0 \pm 0.1$		D1	3.90 Typ		
В	6.0 ±	0.1	D2	3.90	Гур	
С	0.85	0.95	E	0.210 ± 0.025		
C1	0~0.050		E1	0.500 Typ		
C2	0.203 Typ		F	0.550	Тур	

(Original dimensions are in millmeters)

#### Note:

- (1) Formed lead shall be planar with respect to one another within 0.004 inches.
- (2) Both package length and width do not include mold flash and metal burr.



# 5.2. LQFP package outline dimensions

Figure 5-2. LQFP package outline






Table 5-2. LQFP package dimensions

Cumb al	LQFP48			LQFP64			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.20	-	-	1.60	
A1	0.05	-	0.15	0.05	-	0.15	
A2	0.95	1.00	1.05	1.35	1.40	1.45	
D	-	9.00	-	-	12.00	-	
D1	-	7.00	-	-	10.00	-	
E	-	9.00	-	-	12.00	-	
E1	-	7.00	-	-	10.00	-	
R1	0.08	-	-	0.08	-	-	
R2	0.08	-	0.20	0.08	-	0.20	
θ	0°	3.5°	7°	0°	3.5°	7°	
θ1	0°	-	-	0°	-	-	
θ2	11°	12°	13°	11°	12°	13°	
θ3	11°	12°	13°	11°	12°	13°	
С	0.09	-	0.20	0.09	-	0.20	
L	0.45	0.60	0.75	0.45	0.60	0.75	
L1	-	1.00	-	-	1.00	-	
S	0.20	-	-	0.20	-	-	
b	0.17	0.22	0.27	0.17	0.20	0.27	
е	-	0.50	-	-	0.50	-	
D2	-	5.50	-	-	7.50	-	
E2	-	5.50	-	-	7.50	-	
aaa	0.20			0.20			
bbb	0.20 0.20						
ccc		0.08		0.08			

(Original dimensions are in millmeters)



# 6. Ordering information

Table 6-1. Part ordering code for GD32F190xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F190T4U6	16	QFN36	Green	Industrial -40°C to +85°C
GD32F190T6U6	32	QFN36	Green	Industrial -40°C to +85°C
GD32F190T8U6	64	QFN36	Green	Industrial -40°C to +85°C
GD32F190C4T6	16	LQFP48	Green	Industrial -40°C to +85°C
GD32F190C6T6	32	LQFP48	Green	Industrial -40°C to +85°C
GD32F190C8T6	64	LQFP48	Green	Industrial -40°C to +85°C
GD32F190R4T6	16	LQFP64	Green	Industrial -40°C to +85°C
GD32F190R6T6	32	LQFP64	Green	Industrial -40°C to +85°C
GD32F190R8T6	64	LQFP64	Green	Industrial -40°C to +85°C



# 7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jan.8, 2016
2.0	Adapt To New Name Convention	Jan 24, 2018
2.1	Modify formats and descriptions	Nov.21, 2019