# GigaDevice Semiconductor Inc.

# GD32F170xx ARM® Cortex®-M3 32-bit MCU

**Datasheet** 



# **Table of Contents**

| Ta  | ble c | of Contents   | 1  |
|-----|-------|---|----|
| Lis | st of | Figures   | 3  |
| Lis | st of | Tables  | 4  |
| 1.  | Ge    | neral description   | 5  |
| 2.  |       | vice overview   |    |
| 2   | 2.1.  | Device information  |    |
| •   | 2.2.  | Block diagram   |    |
|     | 2.3.  | Pinouts and pin assignment                                      |    |
|     |       |   |    |
|     | 2.4.  | Memory map  |    |
| 2   | 2.5.  | Clock tree  |    |
| 2   | 2.6.  | Pin definitions   |    |
|     | 2.6.  | · · · · · · · · · · · · · · · · · · ·                           |    |
|     | 2.6.  |   |    |
|     | 2.6.  |   |    |
|     | 2.6.  | 4. GD32F170xx pin alternate functions                           | 25 |
| 3.  | Fur   | nctional description  | 28 |
| 3   | 3.1.  | ARM® Cortex®-M3 core  | 28 |
| 3   | 3.2.  | On-chip memory  | 28 |
| 3   | 3.3.  | Clock, reset and supply management                              | 29 |
| 3   | 3.4.  | Boot modes  | 29 |
| 3   | 3.5.  | Power saving modes  | 30 |
| 3   | 3.6.  | Analog to digital converter (ADC)                               |    |
| 3   | 3.7.  | DMA   |    |
|     | 3.8.  | General-purpose inputs/outputs (GPIOs)                          |    |
|     | 3.9.  | Timers and PWM generation                                       |    |
|     | 3.10. | Real time clock (RTC)   |    |
|     |       | ,   |    |
| 3   | 3.11. | Inter-integrated circuit (I2C)                                  | 33 |
| 3   | 3.12. | Serial peripheral interface (SPI)                               | 33 |
| 3   | 3.13. | Universal synchronous asynchronous receiver transmitter (USART) | 34 |
| 3   | 3.14. | Controller area network (CAN)                                   | 34 |



|    | 3.15. | Debug mode                              | 34   |
|----|-------|---|------|
|    | 3.16. | Package and operation temperature       | 34   |
| 4. | Ele   | ctrical characteristics                 | 35   |
|    | 4.1.  | Absolute maximum ratings                | . 35 |
|    | 4.2.  | Recommended DC characteristics          | 35   |
|    | 4.3.  | Power consumption                       | 35   |
|    | 4.4.  | EMC characteristics                     | . 37 |
|    | 4.5.  | Power supply supervisor characteristics | . 37 |
|    | 4.6.  | Electrical sensitivity                  | . 38 |
|    | 4.7.  | External clock characteristics          | . 38 |
|    | 4.8.  | Internal clock characteristics          | 39   |
|    | 4.9.  | PLL characteristics                     | 40   |
|    | 4.10. | Memory characteristics                  | 40   |
|    | 4.11. | GPIO characteristics                    | 41   |
|    | 4.12. | ADC characteristics                     | 42   |
|    | 4.13. | SPI characteristics                     | 43   |
|    | 4.14. | I2C characteristics                     | 43   |
|    | 4.15. | USART characteristics                   | 43   |
| 5. | Pac   | kage information                        | 44   |
|    | 5.1.  | QFN package outline dimensions          | 44   |
|    | 5.2.  | LQFP package outline dimensions         | 45   |
| 6. | Orc   | lering Information                      | 47   |
| 7. | Rev   | /ision History                          | 48   |



# **List of Figures**

| Figure 2-1. GD32F170xx block diagram  | 7 |
|---------------------------------------|---|
| Figure 2-2. GD32F170Rx LQFP64 pinouts |   |
| Figure 2-3. GD32F170Cx LQFP48 pinouts |   |
| Figure 2-4. GD32F170Tx QFN36 pinouts  |   |
| Figure 2-5. GD32F170xx clock tree     |   |
| Figure 5-1. QFN package outline       |   |
| Figure 5-2. LQFP package outline      |   |
|                                       |   |



# **List of Tables**

| Table 2-1. GD32F170xx devices features and peripheral list                      | 6  |
|---|----|
| Table 2-2. GD32F170xx memory map  | 10 |
| Table 2-3. GD32F170R8 LQFP64 pin definitions                                    | 13 |
| Table 2-4. GD32F170R8 LQFP48 pin definitions                                    | 18 |
| Table 2-5. GD32F170Tx QFN36 pin definitions                                     | 22 |
| Table 2-6. Port A alternate functions summary                                   | 25 |
| Table 2-7. Port B alternate functions summary                                   | 26 |
| Table 2-8. Port C & D & F alternate functions summary                           | 27 |
| Table 4-1. Absolute maximum ratings   | 35 |
| Table 4-2. DC operating conditions  | 35 |
| Table 4-3. Power consumption characteristics                                    | 35 |
| Table 4-4. EMS characteristics  | 37 |
| Table 4-5. EMI characteristics  | 37 |
| Table 4-6. Power supply supervisor characteristics                              | 37 |
| Table 4-7. ESD characteristics  | 38 |
| Table 4-8. Static latch-up characteristics                                      | 38 |
| Table 4-9. High Speed Crystal oscillator (HXTAL) generated from a crystal/cerar |    |
| Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceran |    |
|   | 39 |
| Table 4-11. Internal 8M RC oscillators (IRC8M) characteristics                  | 39 |
| Table 4-12. Voltage values and corresponding IRC8M standard                     | 39 |
| Table 4-13. Low speed internal clock (IRC40K) characteristics                   | 40 |
| Table 4-14. PLL characteristics   | 40 |
| Table 4-15. Flash memory characteristics  | 40 |
| Table 4-16. I/O port characteristics  | 41 |
| Table 4-17. ADC characteristics   | 42 |
| Table 4-18. ADC R <sub>AIN max</sub> for f <sub>ADC</sub> =28MHz                | 42 |
| Table 4-19. SPI characteristics   | 43 |
| Table 4-20. I2C characteristics   | 43 |
| Table 4-21. USART characteristics   | 43 |
| Table 5-1. QFN package dimensions   | 44 |
| Table 5-2. LQFP package dimensions  | 46 |
| Table 6-1. Part ordering code for GD32F170xx devices                            | 47 |
| Table 7-1. Revision history   | 48 |



# 1. General description

The GD32F170xx device belongs to the 5V value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance ARM® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F170xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 48 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The device offer one 12-bit ADC, up to five general-purpose 16-bit timers, a general-purpose 32-bit timer, a PWM advanced-control timer, as well as standard and advanced communication interfaces: up to three SPIs, three I²Cs and two USARTs, two CANs with a CAN PHY.

The device operates from a 2.5 to 5.5V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F170xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, home appliances, E-bike and so on.



# 2. Device overview

# 2.1. Device information


Table 2-1. GD32F170xx devices features and peripheral list

| Part Number  |                    |     |       |           | D32F170x |        |           |           |
|--------------|--------------------|-----|-------|-----------|----------|--------|-----------|-----------|
|              |                    | T4  | T6    | Т8        | C4       | C6     | C8        | R8        |
|              |                    | 16  | 32    | 64        | 16       | 32     | 64        | 64        |
| SRAM (KB)    |                    | 4   | 4     | 8         | 4        | 4      | 8         | 8         |
|              | GPTM(32            | 1   | 1     | 1         | 1        | 1      | 1         | 1         |
|              | bit)               | (1) | (1)   | (1)       | (1)      | (1)    | (1)       | (1)       |
|              | GPTM(16            | 4   | 4     | 5         | 4        | 4      | 5         | 5         |
|              | bit)               |     |       | (2,13-16) |          |        | (2,13-16) | (2,13-16) |
| Timers       | Advanced           | 1   | 1     | 1         | 1        | 1      | 1         | 1         |
| Τiπ          | TM(16 bit)         | (0) | (0)   | (0)       | (0)      | (0)    | (0)       | (0)       |
|              | SysTick            | 1   | 1     | 1         | 1        | 1      | 1         | 1         |
|              | Watchdog           | 2   | 2     | 2         | 2        | 2      | 2         | 2         |
|              | RTC                | 1   | 1     | 1         | 1        | 1      | 1         | 1         |
|              | USART              | 1   | 2     | 2         | 1        | 2      | 2         | 2         |
|              |                    | (0) | (0-1) | (0-1)     | (0)      | (0-1)  | (0-1)     | (0-1)     |
| /ity         | I2C                | 1   | 1     | 3         | 1        | 1      | 3         | 3         |
| cti          | 120                | (0) | (0)   | (0-2)     | (0)      | (0)    | (0-2)     | (0-2)     |
| Connectivity | SPI                | 1   | 1     | 3         | 1        | 1      | 3         | 3         |
| ပိ           | <u> </u>           | (0) | (0)   | (0-2)     | (0)      | (0)    | (0-2)     | (0-2)     |
|              | CAN                | 2   | 2     | 2         | 2        | 2      | 2         | 2         |
|              | GPIO               | 28  | 28    | 28        | 39       | 39     | 39        | 55        |
| EXTI         | 16                 | 16  | 16    | 16        | 16       | 16     | 16        |           |
|              | Units              | 1   | 1     | 1         | 1        | 1      | 1         | 1         |
| ADC          | Channels<br>(Ext.) | 10  | 10    | 10        | 10       | 10     | 10        | 16        |
|              | Channels<br>(Int.) | 3   | 3     | 3         | 3        | 3      | 3         | 3         |
| Ī            | Package            |     | QFN36 |           |          | LQFP48 |           | LQFP64    |



# 2.2. Block diagram

Figure 2-1. GD32F170xx block diagram





## 2.3. Pinouts and pin assignment

Figure 2-2. GD32F170Rx LQFP64 pinouts




Figure 2-3. GD32F170Cx LQFP48 pinouts







Figure 2-4. GD32F170Tx QFN36 pinouts





# 2.4. Memory map

Table 2-2. GD32F170xx memory map

| Pre-defined     | _       | 400000                    | 5                              |
|-----------------|---------|---------------------------|--------------------------------|
| Regions         | Bus     | ADDRESS                   | Peripherals                    |
|                 |         | 0xE000 0000 - 0xE00F FFFF | Cortex-M3 internal peripherals |
| External Device |         | 0xA000 0000 - 0xDFFF FFFF | Reserved                       |
| External RAM    |         | 0x6000 0000 - 0x9FFF FFFF | Reserved                       |
|                 | AHB1    | 0x5000 0000 - 0x5FFF FFFF | Reserved                       |
|                 |         | 0x4800 1800 - 0x4FFF FFFF | Reserved                       |
|                 |         | 0x4800 1400 - 0x4800 17FF | GPIOF                          |
|                 |         | 0x4800 1000 - 0x4800 13FF | Reserved                       |
|                 | AHB2    | 0x4800 0C00 - 0x4800 0FFF | GPIOD                          |
|                 |         | 0x4800 0800 - 0x4800 0BFF | GPIOC                          |
|                 |         | 0x4800 0400 - 0x4800 07FF | GPIOB                          |
|                 |         | 0x4800 0000 - 0x4800 03FF | GPIOA                          |
|                 |         | 0x4002 4400 - 0x47FF FFFF | Reserved                       |
|                 |         | 0x4002 4000 - 0x4002 43FF | Reserved                       |
|                 |         | 0x4002 3400 - 0x4002 3FFF | Reserved                       |
|                 |         | 0x4002 3000 - 0x4002 33FF | CRC                            |
|                 | AHB1    | 0x4002 2400 - 0x4002 2FFF | Reserved                       |
|                 |         | 0x4002 2000 - 0x4002 23FF | FMC                            |
|                 |         | 0x4002 1400 - 0x4002 1FFF | Reserved                       |
|                 |         | 0x4002 1000 - 0x4002 13FF | RCU                            |
| Dorinharala     |         | 0x4002 0400 - 0x4002 0FFF | Reserved                       |
| Peripherals     |         | 0x4002 0000 - 0x4002 03FF | DMA                            |
|                 |         | 0x4001 4C00 - 0x4001 FFFF | Reserved                       |
|                 |         | 0x4001 4800 - 0x4001 4BFF | TIMER16                        |
|                 |         | 0x4001 4400 - 0x4001 47FF | TIMER15                        |
|                 |         | 0x4001 4000 - 0x4001 43FF | TIMER14                        |
|                 |         | 0x4001 3C00 - 0x4001 3FFF | Reserved                       |
|                 |         | 0x4001 3800 - 0x4001 3BFF | USART0                         |
|                 | ADDO    | 0x4001 3400 - 0x4001 37FF | Reserved                       |
|                 | APB2    | 0x4001 3000 - 0x4001 33FF | SPI0                           |
|                 |         | 0x4001 2C00 - 0x4001 2FFF | TIMER0                         |
|                 |         | 0x4001 2800 - 0x4001 2BFF | Reserved                       |
|                 |         | 0x4001 2400 - 0x4001 27FF | ADC                            |
|                 |         | 0x4001 0800 - 0x4001 23FF | Reserved                       |
|                 |         | 0x4001 0400 - 0x4001 07FF | EXTI                           |
|                 |         | 0x4001 0000 - 0x4001 03FF | SYSCFG                         |
|                 | A D D 1 | 0x4000 C400 - 0x4000 FFFF | Reserved                       |
|                 | APB1    | 0x4000 C000 - 0x4000 C3FF | I2C2                           |




# GD32F170xx Datasheet

| Pre-defined | _   |                           |                                   |  |  |
|-------------|-----|---------------------------|-----------------------------------|--|--|
| Regions     | Bus | ADDRESS                   | Peripherals                       |  |  |
|             |     | 0x4000 8000 - 0x4000 BFFF | Reserved                          |  |  |
|             |     | 0x4000 7C00 - 0x4000 7FFF | Reserved                          |  |  |
|             |     | 0x4000 7800 - 0x4000 7BFF | Reserved                          |  |  |
|             |     | 0x4000 7400 - 0x4000 77FF | Reserved                          |  |  |
|             |     | 0x4000 7000 - 0x4000 73FF | PMU                               |  |  |
|             |     | 0x4000 6C00 - 0x4000 6FFF | Reserved                          |  |  |
|             |     | 0x4000 6800 - 0x4000 6BFF | CAN1                              |  |  |
|             |     | 0x4000 6400 - 0x4000 67FF | CAN0                              |  |  |
|             |     | 0x4000 6000 - 0x4000 63FF | CAN SRAM                          |  |  |
|             |     | 0x4000 5C00 - 0x4000 5FFF | Reserved                          |  |  |
|             |     | 0x4000 5800 - 0x4000 5BFF | I2C1                              |  |  |
|             |     | 0x4000 5400 - 0x4000 57FF | I2C0                              |  |  |
|             |     | 0x4000 4800 - 0x4000 53FF | Reserved                          |  |  |
|             |     | 0x4000 4400 - 0x4000 47FF | USART1                            |  |  |
|             |     | 0x4000 4000 - 0x4000 43FF | Reserved                          |  |  |
|             |     | 0x4000 3C00 - 0x4000 3FFF | SPI2                              |  |  |
|             |     | 0x4000 3800 - 0x4000 3BFF | SPI1                              |  |  |
|             |     | 0x4000 3400 - 0x4000 37FF | Reserved                          |  |  |
|             |     | 0x4000 3000 - 0x4000 33FF | FWDGT                             |  |  |
|             |     | 0x4000 2C00 - 0x4000 2FFF | WWDGT                             |  |  |
|             |     | 0x4000 2800 - 0x4000 2BFF | RTC                               |  |  |
|             |     | 0x4000 2400 - 0x4000 27FF | Reserved                          |  |  |
|             |     | 0x4000 2000 - 0x4000 23FF | TIMER13                           |  |  |
|             |     | 0x4000 1400 - 0x4000 1FFF | Reserved                          |  |  |
|             |     | 0x4000 1000 - 0x4000 13FF | Reserved                          |  |  |
|             |     | 0x4000 0800 - 0x4000 0FFF | Reserved                          |  |  |
|             |     | 0x4000 0400 - 0x4000 07FF | TIMER2                            |  |  |
|             |     | 0x4000 0000 - 0x4000 03FF | TIMER1                            |  |  |
| SRAM        |     | 0x2000 5000 - 0x3FFF FFFF | Reserved                          |  |  |
| SNAW        |     | 0x2000 0000 - 0x2000 4FFF | SRAM                              |  |  |
|             |     | 0x1FFF F80F - 0x1FFF FFFF | Reserved                          |  |  |
|             |     | 0x1FFF F800 - 0x1FFF F80E | Option bytes                      |  |  |
| Code        |     | 0x1FFF EC00 - 0x1FFF F7FF | System memory                     |  |  |
| Oode        |     | 0x0801 FFFF - 0x1FFF EBFF | Reserved                          |  |  |
|             |     | 0x0800 0000 - 0x0801 FFFE | Main Flash memory                 |  |  |
|             |     | 0x0000 0000 - 0x07FF FFFF | Aliased to Flash or system memory |  |  |



## 2.5. Clock tree

Figure 2-5. GD32F170xx clock tree



#### Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC28M: Internal 28M RC oscillators



# 2.6. Pin definitions

# 2.6.1. GD32F170R8 LQFP64 pin definitions

Table 2-3. GD32F170R8 LQFP64 pin definitions

| Table 2-3. GD32F170K8 EQFF64 pin definitions |      |                            |                             |  |
|--|------|----------------------------|-----------------------------|--|
| Pin Name                                     | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
| V <sub>BAT</sub>                             | 1    | Р                          |                             | Default: V <sub>BAT</sub>  |
| PC13-TAMPER-<br>RTC                          | 2    | I/O                        |                             | Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1  |
| PC14-OSC32IN                                 | 3    | I/O                        |                             | Default: PC14<br>Additional: OSC32IN   |
| PC15-<br>OSC32OUT                            | 4    | I/O                        |                             | Default: PC15<br>Additional: OSC32OUT  |
| PF0-OSCIN                                    | 5    | I/O                        | HVT                         | Default: PF0<br>Additional: OSCIN  |
| PF1-OSCOUT                                   | 6    | I/O                        | HVT                         | Default: PF1 Additional: OSCOUT  |
| NRST   | 7    | I/O                        |                             | Default: NRST  |
| PC0  | 8    | I/O                        |                             | Default: PC0 Alternate: EVENTOUT, I2C2_SCL Additional: ADC_IN10  |
| PC1  | 9    | I/O                        |                             | Default: PC1 Alternate: EVENTOUT, I2C2_SDA Additional: ADC_IN11  |
| PC2  | 10   | I/O                        |                             | Default: PC2 Alternate: EVENTOUT, I2C2_SMBA Additional: ADC_IN12   |
| PC3  | 11   | I/O                        |                             | Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13, I2C2_TXFRAME  |
| Vssa   | 12   | Р                          |                             | Default: V <sub>SSA</sub>  |
| V <sub>DDA</sub>                             | 13   | Р                          |                             | Default: V <sub>DDA</sub>  |
| PA0-WKUP                                     | 14   | I/O                        |                             | Default: PA0 Alternate: USART1_CTS, TIMER1_CH0, TIMER1_ETI,I2C1_SCL, Additional: ADC_IN0, RTC_TAMP1, WKUP0 |
| PA1  | 15   | I/O                        |                             | Default: PA1 Alternate:, USART1_RTS, TIMER1_CH1, I2C1_SDA, EVENTOUT Additional: ADC_IN1                    |
| PA2  | 16   | I/O                        |                             | Default: PA2   |



|          |      |                            |                             | GD32F170XX DataSheet                             |
|----------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                            |
|          |      |                            |                             | Alternate: USART1_TX, TIMER1CH2, TIMER14_CH0,    |
|          |      |                            |                             | I2C1_SMBA  |
|          |      |                            |                             | Additional: ADC_IN2                              |
|          |      |                            |                             | Default: PA3                                     |
| PA3      | 17   | I/O                        |                             | Alternate: USART1_RX, TIMER1_CH3, TIMER14_CH1,   |
|          |      | ,, ,                       |                             | I2C1_TXFRAME                                     |
|          |      |                            |                             | Additional: ADC_IN3                              |
| PF4      | 18   | I/O                        | HVT                         | Default: PF4                                     |
|          |      |                            |                             | Alternate: EVENTOUT                              |
| PF5      | 19   | I/O                        | HVT                         | Default: PF5 Alternate: EVENTOUT                 |
|          |      |                            |                             | Default: PA4                                     |
|          |      |                            |                             | Alternate: SPI0_NSS, USART1_CK, TIMER13_CH0,     |
| PA4      | 20   | I/O                        |                             | SPI1_NSS , SPI2_NSS                              |
|          |      |                            |                             | Additional: ADC_IN4                              |
|          |      |                            |                             | Default: PA5                                     |
| PA5      | 21   | I/O                        |                             | Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI,     |
|          |      | ., 0                       |                             | Additional: ADC_IN5, CANH                        |
|          |      |                            |                             | Default: PA6                                     |
|          |      |                            |                             | Alternate: SPI0_MISO, TIMER2_CH0,, TIMER0_BRKIN, |
| PA6      | 22   | I/O                        |                             | TIMER15_CH0, EVENTOUT                            |
|          |      |                            |                             | Additional: ADC_IN6, CANL                        |
|          |      |                            |                             | Default: PA7                                     |
|          |      |                            |                             | Alternate: SPI0_MOSI, TIMER3_CH1, TIMER2_CH1,    |
| PA7      | 23   | I/O                        |                             | TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,         |
|          |      |                            |                             | EVENTOUT   |
|          |      |                            |                             | Additional: ADC_IN7                              |
|          |      |                            |                             | Default: PC4                                     |
| PC4      | 24   | I/O                        |                             | Alternate: EVENTOUT                              |
|          |      |                            |                             | Additional: ADC_IN14                             |
|          |      |                            |                             | Default: PC5                                     |
| PC5      | 25   | I/O                        |                             | Alternate: TSI_G2_IO0                            |
|          |      |                            |                             | Additional: ADC_IN15                             |
|          |      |                            |                             | Default: PB0                                     |
| PB0      | 26   | I/O                        |                             | Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, |
|          |      |                            |                             | EVENTOUT SPI2_NSS                                |
|          |      |                            |                             | Additional: ADC_IN8, IREF                        |
|          |      |                            |                             | Default: PB1                                     |
| PB1      | 27   | I/O                        |                             | Alternate: TIMER2_CH3, TIMER13_CH0,              |
|          |      |                            |                             | TIMER0_CH2_ON,SPI1_SCK Additional: ADC_IN9, VREF |
| DDO      | 20   | 1/0                        | <b>∐\</b> / <b>⊤</b>        | Default: PB2                                     |
| PB2      | 28   | 1/0                        | HVT                         |  |
| PB10     | 29   | I/O                        | HVT                         | Default: PB10                                    |



| Pin Na          | ame      | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description                               |
|-----------------|----------|------|----------------------------|-----------------------------|---|
|                 |          |      |                            |                             |   |
|                 |          |      |                            |                             | Alternate: I2C1_SCL, TIMER1_CH2, SPI1_IO2           |
|                 |          |      |                            |                             | Default: PB11                                       |
| PB1             | 11       | 30   | I/O                        | HVT                         | Alternate: I2C1_SDA, TIMER1_CH3, EVENTOUT, SPI1_IO3 |
| Vs              | s        | 31   | Р                          |                             | Default: V <sub>SS</sub>                            |
| V <sub>DI</sub> |          | 32   | Р                          |                             | Default: V <sub>DD</sub>                            |
|                 |          |      |                            |                             | Default: PB12                                       |
| PB1             | 12       | 33   | I/O                        | HVT                         | Alternate: SPI1_NSS, TIMER0_BRKIN, I2C1_SMBA,       |
|                 |          |      |                            |                             | EVENTOUT, CAN1_RX                                   |
|                 |          |      |                            |                             | Default: PB13                                       |
| PB1             | 13       | 34   | I/O                        | HVT                         | Alternate: SPI1_SCK, TIMER0_CH0_ON, I2C1_TXFRAME,   |
|                 |          |      |                            |                             | CAN1_TX   |
|                 |          |      |                            |                             | Default: PB14                                       |
| PB1             | 14       | 35   | I/O                        | HVT                         | Alternate: SPI1_MISO, TIMER0_CH1_ON, TIMER14_CH0    |
|                 |          |      |                            |                             | Default: PB15                                       |
|                 | PB15     | 36   | I/O                        | HVT                         | Alternate: SPI1_MOSI, TIMER0_CH2_ON,                |
| PB1             |          |      |                            |                             | TIMER14_CH0_ON, TIMER14_CH1                         |
|                 |          |      |                            |                             | Additional: RTC_REFIN                               |
| <b>DO</b>       |          | 07   | 1/0                        | LD /T                       | Default: PC6  |
| PC              | Ь        | 37   | I/O                        | HVT                         | Alternate: TIMER2_CH0, SEG24, I2C2_TXFRAME          |
| PC              | 7        | 38   | I/O                        | HVT                         | Default: PC7  |
|                 | <u> </u> |      | .,,                        |                             | Alternate: TIMER2_CH1, I2C2_SCL                     |
| PC              | 8        | 39   | I/O                        | HVT                         | Default: PC8  |
|                 |          |      |                            |                             | Alternate: TIMER2_CH2, I2C2_SDA                     |
| PC              | 9        | 40   | I/O                        | HVT                         | Default: PC9 Alternate: TIMER3_CH3, I2C2_SMBA, MCO2 |
|                 |          |      |                            |                             | Default: PA8  |
| PA              | 8        | 41   | I/O                        | HVT                         | Alternate: USART0_CK, TIMER0_CH0, MCO,              |
|                 |          | • •  | ., C                       |                             | USART1_TX, EVENTOUT, I2C0_TXFRAME                   |
|                 |          |      |                            |                             | Default: PA9  |
| PA              | 9        | 42   | I/O                        | HVT                         | Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN,    |
|                 |          |      |                            |                             | I2C0_SCL, SPI1_IO2                                  |
|                 |          |      |                            |                             | Default: PA10                                       |
| PA1             | 10       | 43   | I/O                        | HVT                         | Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,    |
|                 |          |      |                            |                             | I2C0_SDA, SPI1_IO3                                  |
|                 |          |      |                            |                             | Default: PA11                                       |
| PA1             | 11       | 44   | I/O                        | HVT                         | Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT,        |
|                 |          |      |                            |                             | CAN0_RX   |
|                 |          |      | .,-                        |                             | Default: PA12                                       |
| PA1             | 12       | 45   | I/O                        | HVT                         | Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT,        |
|                 |          |      | <u> </u>                   |                             | CAN0_TX   |



| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
|----------|------|----------------------------|-----------------------------|--|
| PA13     | 46   | I/O                        | HVT                         | Default: PA13/SWDIO Alternate: IFRP_OUT, SWDIO, SPI1_MISO, I2C0_SMBA   |
| PF6      | 47   | I/O                        | HVT                         | Default: PF6 Alternate: I2C1_SCL   |
| PF7      | 48   | I/O                        | HVT                         | Default: PF7 Alternate: I2C1_SDA   |
| PA14     | 49   | I/O                        | HVT                         | Default: PA14/SWCLK Alternate: USART1_TX, SWCLK, SPI1_MOSI   |
| PA15     | 50   | I/O                        | HVT                         | Default: PA15 Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0, TIMER1_ETI, SPI1_NSS, EVENTOUT, SPI2_NSS, I2C0_SMBA |
| PC10     | 51   | I/O                        | HVT                         | Default: PC10 Alternate: SPI2_SCK  |
| PC11     | 52   | I/O                        | HVT                         | Default: PC11 Alternate: SPI2_MISO   |
| PC12     | 53   | I/O                        | HVT                         | Default: PC12 Alternate: SPI2_MOSI   |
| PD2      | 54   | I/O                        | HVT                         | Default: PD2 Alternate: TIMER2_ETI   |
| PB3      | 55   | I/O                        | HVT                         | Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT, SPI2_SCK, I2C0_TXFRAME                                 |
| PB4      | 56   | I/O                        | HVT                         | Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT, SPI2_MISO, I2C2_SMBA                                  |
| PB5      | 57   | I/O                        | HVT                         | Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1, SPI2_MOSI, I2C2_TXFRAME, CAN1_RX      |
| PB6      | 58   | I/O                        | HVT                         | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, I2C2_SCL, CAN1_TX                                 |
| PB7      | 59   | I/O                        | HVT                         | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, I2C2_SDA  |
| воото    | 60   | ı                          |                             | Default: BOOT0   |
| PB8      | 61   | I/O                        | HVT                         | Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0, CAN0_RX   |
| PB9      | 62   | I/O                        | HVT                         | Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, COM3, CAN0_TX                               |
| Vss      | 63   | Р                          |                             | Default: Vss   |



# GD32F170xx Datasheet

| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description    |
|----------|------|----------------------------|-----------------------------|--------------------------|
| $V_{DD}$ | 64   | Р                          |                             | Default: V <sub>DD</sub> |

#### Notes:

(1) Type: I = input, O = output, P = power.

(2) I/O Level: HVT = High Voltage Tolerant.

\_



# 2.6.2. GD32F170Cx LQFP48 pin definitions

Table 2-4. GD32F170R8 LQFP48 pin definitions


| Table 2-4. GD32F170K8 EQ |      |                            | 10                          |   |  |  |  |
|--------------------------|------|----------------------------|-----------------------------|---|--|--|--|
| Pin Name                 | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |  |  |  |
| V <sub>BAT</sub>         | 1    | Р                          |                             | Default: V <sub>BAT</sub>   |  |  |  |
| PC13-TAMPER-<br>RTC      | 2    | I/O                        |                             | Default: PC13<br>Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1  |  |  |  |
| PC14-OSC32IN             | 3    | I/O                        |                             | Default: PC14<br>Additional: OSC32IN  |  |  |  |
| PC15-<br>OSC32OUT        | 4    | I/O                        |                             | Default: PC15<br>Additional: OSC32OUT   |  |  |  |
| PF0-OSCIN                | 5    | I/O                        | HVT                         | Default: PF0<br>Additional: OSCIN   |  |  |  |
| PF1-OSCOUT               | 6    | I/O                        | H\/T                        | Default: PF1  |  |  |  |
| NRST                     | 7    | I/O                        |                             | Default: NRST   |  |  |  |
| V <sub>SSA</sub>         | 8    | Р                          |                             | Default: V <sub>SSA</sub>   |  |  |  |
| V <sub>DDA</sub>         | 9    | Р                          |                             | Default: V <sub>DDA</sub>   |  |  |  |
| PA0-WKUP                 | 10   | I/O                        |                             | Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI,I2C1_SCL <sup>(5)</sup> , Additional: ADC_IN0, RTC_TAMP1, WKUP0              |  |  |  |
| PA1                      | 11   | I/O                        |                             | Default: PA1<br>Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> ,<br>TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT<br>Additional: ADC_IN1                         |  |  |  |
| PA2                      | 12   | I/O                        |                             | Default: PA2<br>Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1CH2,<br>TIMER14_CH0, I2C1_SMBA <sup>(5)</sup><br>Additional: ADC_IN2                         |  |  |  |
| PA3                      | 13   | I/O                        |                             | Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, I2C1_TXFRAME <sup>(5)</sup> Additional: ADC_IN3                              |  |  |  |
| PA4                      | 14   | I/O                        |                             | Default: PA4<br>Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> ,<br>TIMER13_CH0, SPI1_NSS <sup>(5)</sup> , SPI2_NSS <sup>(5)</sup><br>Additional: ADC_IN4 |  |  |  |
| PA5                      | 15   | I/O                        |                             | Default: PA5<br>Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI,<br>Additional: ADC_IN5, CANH   |  |  |  |
| PA6                      | 16   | I/O                        |                             | Default: PA6  |  |  |  |



|                 |      |                            |                             | ODOZI ITOXX Datastice  |
|-----------------|------|----------------------------|-----------------------------|--|
| Pin Name        | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
|                 |      |                            |                             | Alternate: SPI0_MISO, TIMER2_CH0,, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT   |
|                 |      |                            |                             | Additional: ADC_IN6, CANL  |
| PA7             | 17   | I/O                        |                             | Default: PA7 Alternate: SPI0_MOSI, TIMER3_CH1, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7                         |
| PB0             | 18   | I/O                        |                             | Default: PB0<br>Alternate: TIMER2_CH2, TIMER0_CH1_ON,<br>USART1_RX, EVENTOUT SPI2_NSS <sup>(5)</sup>   |
| PB1             | 19   | I/O                        |                             | Additional: ADC_IN8, IREF  Default: PB1  Alternate: TIMER2_CH3, TIMER13_CH0,  TIMER0_CH2_ON,SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9, VREF            |
| PB2             | 20   | I/O                        |                             | Default: PB2   |
| PB10            | 21   | I/O                        |                             | Default: PB10<br>Alternate: I2C1_SCL <sup>(5)</sup> , TIMER1_CH2, I2C0_SCL <sup>(3)</sup> ,<br>SPI1_IO2 <sup>(5)</sup>                                   |
| PB11            | 22   | I/O                        | HVT                         | Default: PB11<br>Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, EVENTOUT,<br>I2C0_SDA <sup>(3)</sup> , SPI1_IO3 <sup>(5)</sup>                         |
| V <sub>SS</sub> | 23   | Р                          |                             | Default: V <sub>SS</sub>   |
| $V_{DD}$        | 24   | Р                          |                             | Default: V <sub>DD</sub>   |
| PB12            | 25   | I/O                        | HVT                         | Default: PB12<br>Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN,<br>I2C1_SMBA <sup>(5)</sup> , EVENTOUT, CAN1_RX            |
| PB13            | 26   | I/O                        | HVT                         | Default: PB13<br>Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON,<br>I2C1_TXFRAME <sup>(5)</sup> , CAN1_TX                  |
| PB14            | 27   | I/O                        | HVT                         | Default: PB14<br>Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> ,<br>TIMER0_CH1_ON, TIMER14_CH0  |
| PB15            | 28   | I/O                        | HVT                         | Default: PB15<br>Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> ,<br>TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1<br>Additional: RTC_REFIN |
| PA8             | 29   | I/O                        |                             | Default: PA8<br>Alternate: USART0_CK, TIMER0_CH0, MCO,<br>USART1_TX, EVENTOUT, I2C0_TXFRAME  |
| PA9             | 30   | I/O                        | HVT                         | Default: PA9   |



|   |          |      | D.                         | 1/0                         |   |  |  |  |
|---|----------|------|----------------------------|-----------------------------|---|--|--|--|
| ı | Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description   |  |  |  |
|   |          |      |                            |                             | Alternate: USART0_TX, TIMER0_CH1,   |  |  |  |
|   |          |      |                            |                             | TIMER14_BRKIN, I2C0_SCL, SPI1_IO2 <sup>(5)</sup>  |  |  |  |
|   | PA10     | 31   | I/O                        | HVT                         | Default: PA10<br>Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,<br>I2C0_SDA, SPI1_IO3 <sup>(5)</sup>  |  |  |  |
|   | PA11     | 32   | I/O                        | HVT                         | Default: PA11<br>Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT,<br>CAN0_RX  |  |  |  |
|   | PA12     | 33   | I/O                        | HVT                         | Default: PA12<br>Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT,<br>CAN0_TX  |  |  |  |
|   | PA13     | 34   | I/O                        | HVT                         | Default: PA13/SWDIO   |  |  |  |
|   | PF6      | 35   | I/O                        | H\/T                        | Default: PF6 Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(3)</sup>   |  |  |  |
|   | PF7      | 36   | I/O                        | H\/T                        | Default: PF7 Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SDA <sup>(3)</sup>   |  |  |  |
|   | PA14     | 37   | I/O                        | HVT                         | Default: PA14/SWCLK<br>Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK,<br>SPI1_MOSI <sup>(5)</sup>  |  |  |  |
|   | PA15     | 38   | I/O                        | HVT                         | Default: PA15 Alternate: SPI0_NSS , USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT, SPI2_NSS <sup>(5)</sup> , I2C0_SMBA |  |  |  |
|   | PB3      | 39   | I/O                        | HVT                         | Default: PB3<br>Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT,<br>SPI2_SCK <sup>(5)</sup> , I2C0_TXFRAME  |  |  |  |
|   | PB4      | 40   | I/O                        | HVT                         | Default: PB4<br>Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT,<br>SPI2_MISO <sup>(5)</sup> , I2C2_SMBA <sup>(5)</sup>  |  |  |  |
|   | PB5      | 41   | I/O                        | HVT                         | Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1, SPI2_MOSI <sup>(5)</sup> , I2C2_TXFRAME <sup>(5)</sup> , CAN1_RX   |  |  |  |
|   | PB6      | 42   | I/O                        | HVT                         | Default: PB6<br>Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,<br>I2C2_SCL <sup>(5)</sup> , CAN1_TX  |  |  |  |
|   | PB7      | 43   | I/O                        | HVT                         | Default: PB7<br>Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,<br>I2C2_SDA <sup>(5)</sup>  |  |  |  |
|   | воото    | 44   | I                          |                             | Default: BOOT0  |  |  |  |





| Pin Name        | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
|-----------------|------|----------------------------|-----------------------------|--|
| PB8             | 45   | I/O                        | HVT                         | Default: PB8<br>Alternate: I2C0_SCL, TIMER15_CH0, CAN0_RX                              |
| PB9             | 46   | I/O                        | HVT                         | Default: PB9<br>Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0,<br>EVENTOUT, COM3, CAN0_TX |
| Vss             | 47   | Р                          |                             | Default: Vss   |
| V <sub>DD</sub> | 48   | Р                          |                             | Default: V <sub>DD</sub>   |

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: HVT = High Voltage Tolerant.
- (3) Functions are available on GD32F170C4 devices only.
- (4) Functions are available on GD32F170C8/6 devices.
- (5) Functions are available on GD32F170C8 devices.



# 2.6.3. GD32F170Tx QFN36 pin definitions

Table 2-5. GD32F170Tx QFN36 pin definitions

| Pin Name         | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> |  |  |  |  |
|------------------|------|----------------------------|-----------------------------|--|--|--|--|
| $V_{DD}$         | 1    | Р                          |                             | Default: V <sub>DD</sub>   |  |  |  |
| PF0-OSCIN        | 2    | I/O                        | HVT                         | Default: PF0<br>Additional: OSCIN  |  |  |  |
| PF1-OSCOUT       | 3    | I/O                        | HVT                         | Default: PF1<br>Additional: OSCOUT   |  |  |  |
| NRST             | 4    | I/O                        |                             | Default: NRST  |  |  |  |
| V <sub>SSA</sub> | 5    | Р                          |                             | Default: V <sub>SSA</sub>  |  |  |  |
| $V_{DDA}$        | 6    | Р                          |                             | Default: V <sub>DDA</sub>  |  |  |  |
| PA0-WKUP         | 7    | I/O                        |                             | Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI,I2C1_SCL <sup>(5)</sup> , Additional: ADC_IN0, RTC_TAMP1, WKUP0     |  |  |  |
| PA1              | 8    | I/O                        |                             | Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1                         |  |  |  |
| PA2              | 9    | I/O                        |                             | Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1CH2, TIMER14_CH0, I2C1_SMBA <sup>(5)</sup> Additional: ADC_IN2                         |  |  |  |
| PA3              | 10   | I/O                        |                             | Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, I2C1_TXFRAME <sup>(5)</sup> Additional: ADC_IN3                     |  |  |  |
| PA4              | 11   | I/O                        |                             | Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> , SPI2_NSS <sup>(5)</sup> Additional: ADC_IN4 |  |  |  |
| PA5              | 12   | I/O                        |                             | Default: PA5<br>Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI,<br>Additional: ADC_IN5, CANH  |  |  |  |
| PA6              | 13   | I/O                        |                             | Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0,, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6, CANL  |  |  |  |
| PA7              | 14   | I/O                        |                             | Default: PA7 Alternate: SPI0_MOSI, TIMER3_CH1, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT   |  |  |  |



| _ |          |      |                            |                             |  |
|---|----------|------|----------------------------|-----------------------------|--|
|   | Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
|   |          |      |                            |                             | Additional: ADC_IN7  |
|   |          |      |                            |                             | Default: PB0   |
|   | PB0      | 15   | I/O                        |                             | Alternate: TIMER2_CH2, TIMER0_CH1_ON,<br>USART1_RX <sup>(4)</sup> , EVENTOUT SPI2_NSS <sup>(5)</sup><br>Additional: ADC_IN8, IREF  |
|   | PB1      | 16   | I/O                        |                             | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0,   |
|   | FDI      | 10   | 20                         |                             | TIMER0_CH2_ON,SPI1_SCK <sup>(5)</sup><br>Additional: ADC_IN9, VREF   |
|   | PB2      | 17   | I/O                        | HVT                         | Default: PB2   |
| ľ | Vss      | 18   | Р                          |                             | Default: V <sub>SS</sub>   |
| ľ | $V_{DD}$ | 19   | Р                          |                             | Default: V <sub>DD</sub>   |
|   | PA8      | 20   | I/O                        | HVT                         | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, MCO, USART1_TX <sup>(4)</sup> , EVENTOUT, I2C0_TXFRAME  |
|   | PA9      | 21   | I/O                        | HVT                         | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN , I2C0_SCL, SPI1_IO2 <sup>(5)</sup>   |
|   | PA10     | 22   | I/O                        | HVT                         | Default: PA10<br>Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,<br>I2C0_SDA, SPI1_IO3 <sup>(5)</sup>   |
|   | PA11     | 23   | I/O                        | HVT                         | Default: PA11<br>Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT,<br>CAN0_RX   |
|   | PA12     | 24   | I/O                        | HVT                         | Default: PA12<br>Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT,<br>CAN0_TX   |
|   | PA13     | 25   | I/O                        | HVT                         | Default: PA13/SWDIO<br>Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup> ,<br>I2C0_SMBA   |
|   | PF6      | 26   | I/O                        | H\/T                        | Default: PF6<br>Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(3)</sup>   |
|   | PF7      | 27   | I/O                        | H\/T                        | Default: PF7<br>Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SDA <sup>(3)</sup>   |
|   | PA14     | 28   | I/O                        | HVT                         | Default: PA14/SWCLK<br>Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK,<br>SPI1_MOSI <sup>(5)</sup>   |
|   | PA15     | 29   | I/O                        | HVT                         | Default: PA15<br>Alternate: SPI0_NSS , USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> ,<br>TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT,<br>SPI2_NSS <sup>(5)</sup> , I2C0_SMBA |
|   | PB3      | 30   | I/O                        | HVT                         | Default: PB3   |
| _ |          |      |                            |                             |  |



| Pin Name | Pins | Pin<br>Type <sup>(1)</sup> | I/O<br>Level <sup>(2)</sup> | Functions description  |
|----------|------|----------------------------|-----------------------------|--|
|          |      |                            |                             | Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT,                           |
|          |      |                            |                             | SPI2_SCK <sup>(5)</sup> , I2C0_TXFRAME                               |
| PB4      | 31   | I/O                        |                             | Default: PB4 Alternate: SPI0 MISO, TIMER2 CH0, EVENTOUT,             |
| PD4      | 31   | 1/0                        |                             | SPI2_MISO <sup>(5)</sup> , I2C2_SMBA <sup>(5)</sup>                  |
|          |      |                            |                             | Default: PB5   |
| PB5      | 32   | I/O                        | I HVT                       | Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN,                      |
| . 20     |      | ., 0                       |                             | TIMER2_CH1, SPI2_MOSI <sup>(5)</sup> , I2C2_TXFRAME <sup>(5)</sup> , |
|          |      |                            |                             | CAN1_RX  |
|          |      |                            |                             | Default: PB6   |
| PB6      | 33   | I/O                        |                             | Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,                      |
|          |      |                            |                             | 2C2_SCL <sup>(5)</sup> , CAN1_TX                                     |
|          |      |                            |                             | Default: PB7   |
| PB7      | 34   | I/O                        |                             | Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,                      |
| POOTO    | 0.5  |                            |                             | 2C2_SDA <sup>(5)</sup>   |
| BOOT0    | 35   | I                          |                             | Default: BOOT0   |
| Vss      | 36   | Р                          |                             | Default: Vss   |

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: HVT = High Voltage Tolerant.
- (3) Functions are available on GD32F170T4 devices only.
- (4) Functions are available on GD32F170T8/6 devices.
- (5) Functions are available on GD32F170T8 devices.



# 2.6.4. GD32F170xx pin alternate functions

Table 2-6. Port A alternate functions summary

| Pin       | AF0      | AF1                       | AF2     | AF3  | AF4                   | AF5              | AF6               | AF7  | AF9  |
|-----------|----------|---------------------------|---------|------|-----------------------|------------------|-------------------|------|------|
| Name      | AIV      | ALI                       | Al Z    | AIJ  | Alt                   | AIG              | AIO               | Αι / | Al 3 |
|           |          |                           | TIMER1_ |      |                       |                  |                   |      |      |
| PA0       |          | USART0_CTS <sup>(1)</sup> |         |      | I2C1_SCL <sup>(</sup> |                  |                   |      |      |
|           |          | USART1_CTS <sup>(2)</sup> |         |      | 3)                    |                  |                   |      |      |
|           |          |                           | ETI     |      |                       |                  |                   |      |      |
| PA1       |          | USART0_RTS <sup>(1)</sup> |         |      | I2C1_SDA(             |                  |                   |      |      |
|           | Т        | USART1_RTS(2)             |         |      | 3)                    |                  |                   |      |      |
| PA2       | TIMER14_ | USART0_TX <sup>(1)</sup>  | TIMER1_ |      | I2C1_SMB              |                  |                   |      |      |
|           | CH0      | USART1_TX <sup>(2)</sup>  | CH2     |      | A <sup>(3)</sup>      |                  |                   |      |      |
| PA3       | TIMER14_ | USART0_RX <sup>(1)</sup>  | TIMER1_ |      | I2C1_TXF              |                  |                   |      |      |
|           | CH1      | USART1_RX <sup>(2)</sup>  | CH3     |      | RAME <sup>(3)</sup>   |                  |                   |      |      |
| PA4       | SPI0_NSS | USART0_CK <sup>(1)</sup>  |         |      | TIMER13_              |                  | SPI1_NS           |      |      |
|           |          | USART1_CK <sup>(2)</sup>  |         |      | CH0                   | S <sup>(3)</sup> | S <sup>(3)</sup>  |      |      |
|           |          |                           | TIMER1_ |      |                       |                  |                   |      |      |
| PA5       | SPI0_SCK |                           | CH0,    |      |                       |                  |                   |      |      |
|           |          |                           | TIMER1_ |      |                       |                  |                   |      |      |
|           |          |                           | ETI     |      |                       |                  |                   |      |      |
| PA6       | SPI0_MIS | TIMER2_CH0                | TIMER0_ |      |                       | TIMER15          | EVENTO            |      |      |
| . ,       | 0        |                           | BRKIN   |      |                       | _CH0             | UT                |      |      |
| PA7       | SPI0_MOS | TIMER2_CH1                | TIMER0_ |      | TIMER13_              | TIMER16          | EVENTO            |      |      |
| . ,       | I        |                           | CH0_ON  |      | CH0                   | _CH0             | UT                |      |      |
| PA8       | MCO      | USART0_CK                 | TIMER0_ | EVEN | USART1_T              | I2C0_TX          |                   |      |      |
| 1710      |          | 00/11/10_01/              | CH0     | TOUT | X <sup>(2)</sup>      | FRAME            |                   |      |      |
| PA9       | TIMER14_ | USART0_TX                 | TIMER0_ |      | I2C0_SCL              |                  | SPI1_IO2          |      |      |
| 1710      | BRKIN    | 00/1110_171               | CH1     |      | 1200_002              |                  | (3)               |      |      |
| PA10      | TIMER16_ | USART0_RX                 | TIMER0_ |      | I2C0_SDA              |                  | SPI1_IO3          |      |      |
| . 7110    | BRKIN    | 00/11/10_10/              | CH2     |      | 1200_0571             |                  | (3)               |      |      |
| PA11      | EVENTOU  | USARTO_CTS                | TIMER0_ |      |                       |                  |                   |      | CAN0 |
| . , , , , | Т        | 00/11/10_010              | CH3     |      |                       |                  |                   |      | _RX  |
| PA12      | EVENTOU  | USART0_RTS                | TIMER0_ |      |                       |                  |                   |      | CAN0 |
| 1712      | Т        | OOAKTO_KTO                | ETI     |      |                       |                  |                   |      | _TX  |
| PA13      | SWDIO    | IFRP_OUT                  |         |      |                       | I2C0_SM          | SPI1_MI           |      |      |
| 1 713     | SVVDIO   | 1110 _001                 |         |      |                       | BA               | SO <sup>(3)</sup> |      |      |
| DA44      | CMCLK    | USART0_TX <sup>(1)</sup>  |         |      |                       |                  | SPI1_MO           |      |      |
| PA14      | SWCLK    | USART1_TX <sup>(2)</sup>  |         |      |                       |                  | SI <sup>(3)</sup> |      |      |
|           |          |                           | TIMER1_ |      |                       |                  |                   |      |      |
| DA 45     | ODIO NOS | USART0_RX <sup>(1)</sup>  | CH0,    | EVEN | I2C0_SMB              | SPI2_NS          | SPI1_NS           |      |      |
| PA15      | SPI0_NSS | USART1_RX <sup>(2)</sup>  | TIMER1_ | TOUT | Α                     | S <sup>(3)</sup> | S <sup>(3)</sup>  |      |      |
|           |          |                           | ETI     |      |                       |                  |                   |      |      |



#### Notes:

- (1) Functions are available on GD32F170x4 devices only.
- (2) Functions are available on GD32F170x8/6 devices.
- (3) Functions are available on GD32F170x8 devices.

Table 2-7. Port B alternate functions summary

| Pin<br>Name | AF0                       | AF1               | AF2     | AF3     | AF4                 | AF5               | AF6              | AF7 | AF9  |
|-------------|---------------------------|-------------------|---------|---------|---------------------|-------------------|------------------|-----|------|
| 550         | EVENTOUT.                 | TIMER2_           | TIMER0_ |         | USART1_             | SPI2_NS           |                  |     |      |
| PB0         | EVENTOUT                  | CH2               | CH1_ON  |         | RX <sup>(2)</sup>   | S <sup>(3)</sup>  |                  |     |      |
| DD4         | TIMEDAG OLIG              | TIMER2_           | TIMER0_ |         |                     |                   | SPI1_SC          |     |      |
| PB1         | TIMER13_CH0               | CH3               | CH2_ON  |         |                     |                   | K <sup>(3)</sup> |     |      |
| PB2         |                           |                   |         |         |                     |                   |                  |     |      |
| DDO         | 0010 0014                 | EVETOU            | TIMER1_ |         | I2C0_TXF            | SPI2_SC           |                  |     |      |
| PB3         | SPI0_SCK                  | Т                 | CH1     |         | RAME                | K <sup>(3)</sup>  |                  |     |      |
| DD4         | CDIO MICO                 | TIMER2_           | EVENTO  |         | I2C2_SM             | SPI2_MIS          |                  |     |      |
| PB4         | SPI0_MISO                 | CH0               | UT      |         | BA <sup>(3)</sup>   | O <sup>(3)</sup>  |                  |     |      |
| DDC         | CDIO MOCI                 | TIMER2_           | TIMER15 | I2C0_SM | I2C2_TXF            | SPI2_MO           |                  |     | CAN1 |
| PB5         | SPI0_MOSI                 | CH1               | _BRKIN  | ВА      | RAME <sup>(3)</sup> | SI <sup>(3)</sup> |                  |     | _RX  |
| DDG         | USART0_TX                 | I2C0_SC           | TIMER15 |         | I2C2_SCL            |                   |                  |     | CAN1 |
| PB6         | USARTU_IX                 | L                 | _CH0_ON |         | (3)                 |                   |                  |     | _TX  |
| DDZ         | USART0_RX                 | I2C0_SD           | TIMER16 |         | I2C2_SD             |                   |                  |     |      |
| PB7         | USARTU_RX                 | Α                 | _CH0_ON |         | A <sup>(3)</sup>    |                   |                  |     |      |
| DDO         |                           | I2C0_SC           | TIMER15 |         |                     |                   |                  |     | CAN0 |
| PB8         |                           | L                 | _CH0    |         |                     |                   |                  |     | _RX  |
| DDO         | IEDD OUT                  | I2C0_SD           | TIMER16 | EVENTO  |                     |                   |                  |     | CAN0 |
| PB9         | IFRP_OUT                  | Α                 | _CH0    | UT      |                     |                   |                  |     | _TX  |
|             |                           | I2C0_SC           |         |         |                     |                   |                  |     |      |
| DD40        |                           | <b>L</b> (1),     | TIMER1_ |         |                     |                   | SPI1_IO2         |     |      |
| PB10        |                           | I2C1_SC           | CH2     |         |                     |                   | 3)               |     |      |
|             |                           | L <sup>(3)</sup>  |         |         |                     |                   |                  |     |      |
|             |                           | I2C0_SD           |         |         |                     |                   |                  |     |      |
| PB11        | EVENTOUT                  | A <sup>(1),</sup> | TIMER1_ |         |                     |                   | SPI1_IO3(        |     |      |
| rbii        | LVLINIOOI                 | I2C1_SD           | CH3     |         |                     |                   | 3)               |     |      |
|             |                           | A <sup>(3)</sup>  |         |         |                     |                   |                  |     |      |
| PB12        | SPI0_NSS <sup>(1)</sup>   | EVENTO            | TIMER0_ |         | I2C1_SM             |                   |                  |     | CAN1 |
| 1 012       | SPI1_NSS <sup>(3)</sup>   | UT                | BRKIN   |         | BA <sup>(3)</sup>   |                   |                  |     | _RX  |
| PB13        | SPI0_SCK <sup>(1)</sup>   |                   | TIMER0_ |         | I2C1_TXF            |                   |                  |     | CAN1 |
| טוטו        | SPI1_SCK <sup>(3)</sup>   |                   | CH0_ON  |         | RAME <sup>(3)</sup> |                   |                  |     | _TX  |
| PB14        | SPI0_MISO <sup>(1)</sup>  | TIMER14           | TIMER0_ |         |                     |                   |                  |     |      |
| , 517       | SPI1_MISO <sup>(3)</sup>  | _CH0              | CH1_ON  |         |                     |                   |                  |     |      |
| PB15        | SPI0_MOSI <sup>(1)</sup>  | TIMER14           | TIMER0_ | TIMER14 |                     |                   |                  |     |      |
| . 513       | SPI1_ MOSI <sup>(3)</sup> | _CH1              | CH2_ON  | _CH0_ON |                     |                   |                  |     |      |



#### Notes:

- (1) Functions are available on GD32F170x4 devices only.
- (2) Functions are available on GD32F170x8/6 devices.
- (3) Functions are available on GD32F170x8 devices.

Table 2-8. Port C & D & F alternate functions summary

|          |                          | A F4                        |     |      |     | A E.C. | A EC | A E-7 | A F0 |
|----------|--------------------------|-----------------------------|-----|------|-----|--------|------|-------|------|
| Pin Name | AF0                      | AF1                         | AF2 | AF3  | AF4 | AF5    | AF6  | AF7   | AF9  |
| PC0      | EVENTOUT                 | I2C2_SCL <sup>(2)</sup>     |     |      |     |        |      |       |      |
| PC1      | EVENTOUT                 | I2C2_SDA <sup>(2)</sup>     |     |      |     |        |      |       |      |
| PC2      | EVENTOUT                 | I2C2_SMBA <sup>(2)</sup>    |     |      |     |        |      |       |      |
| PC3      | EVENTOUT                 | I2C2_TXFRAME(2)             |     |      |     |        |      |       |      |
| PC4      | EVENTOUT                 |                             |     |      |     |        |      |       |      |
| PC5      |                          |                             |     |      |     |        |      |       |      |
| PC6      | TIMER2_CH0               | I2C2_TXFRAME <sup>(2)</sup> |     |      |     |        |      |       |      |
| PC7      | TIMER2_CH1               | I2C2_SCL <sup>(2)</sup>     |     |      |     |        |      |       |      |
| PC8      | TIMER2_CH2               | I2C2_SDA <sup>(2)</sup>     |     |      |     |        |      |       |      |
| PC9      | TIMER2_CH3               | I2C2_SMBA <sup>(2)</sup>    |     | MCO2 |     |        |      |       |      |
| PC10     | SPI2_SCK <sup>(2)</sup>  |                             |     |      |     |        |      |       |      |
| PC11     | SPI2_MISO(2)             |                             |     |      |     |        |      |       |      |
| PC12     | SPI2_MOSI <sup>(2)</sup> |                             |     |      |     |        |      |       |      |
| PD2      | TIMER2_ETI               |                             |     |      |     |        |      |       |      |
| PF4      | EVENTOUT                 |                             |     |      |     |        |      |       |      |
| PF5      | EVENTOUT                 |                             |     |      |     |        |      |       |      |
| PF6      | I2C0_SCL <sup>(1)</sup>  |                             |     |      |     |        |      |       |      |
| PFO      | I2C1_SCL(2)              |                             |     |      |     |        |      |       |      |
| DE7      | I2C0_SDA <sup>(1)</sup>  |                             |     |      |     |        |      |       |      |
| PF7      | I2C1_SDA <sup>(2)</sup>  |                             |     |      |     |        |      |       |      |

#### Notes:

- (1) Functions are available on GD32F170x4 devices only.
- (2) Functions are available on GD32F170x8 devices.



# 3. Functional description

### 3.1. ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex®-M3 processor core
- Up to 48 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

## 3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. <u>Table 2-2. GD32F170xx memory map</u> shows the memory map of the GD32F170xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



## 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.5 to 5.5 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See <u>Figure</u> 2-5. GD32F170xx clock tree for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.95V and down to 1.9V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 2.5 to 5.5 V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>DDA</sub> range: 2.5 to 5.5 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> range: 1.8 to 5.5 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0(PA9 and PA10) or USART1(PA2 and PA3,PA14 and PA15) in device mode.



## 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

#### ■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.8V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm and the LVD output. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.8V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the IWDG reset, and the rising edge on WKUP pin.

# 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2M
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Conversion range: V<sub>SSA</sub> to V<sub>DDA</sub> (3.0 to 5.5 V)
- Temperature sensor

A 12-bit 2M SPS multi-channel ADC are integrated in the device. It is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. The conversion range is between 3.0 V <  $V_{DDA}$  < 5.5 V. An on-chip 16-bit hardware oversample scheme improves performances while off-loading the related computational burden from the MCU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADC can be triggered from the events generated by the general-purpose timers (TIMERx, x=1,2,14) and the advanced-control timer (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature.



It is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

#### 3.7. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I<sup>2</sup>Cs, USARTs

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

## 3.8. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F170xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

# 3.9. Timers and PWM generation

- One 16-bit advanced-control timer (TIMER0), one 32-bit general-purpose timer (TIMER1) and five 16-bit general-purpose timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each generalpurpose timer (GPTM) and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder



- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced-control timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general-purpose 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM) can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The GD32F170xx provides two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

# 3.10. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with sub-seconds, seconds, minutes, hours, week day, date, year and month automatically correction



- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

## 3.11. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- Hardware support specifications of secure access and control module interface applied in validation for resident ID cards

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

# 3.12. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode (SPI1)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.



# 3.13. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

## 3.14. Controller area network (CAN)

- Two CANs interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly
- A hardware CANs PHY integrated (CAN0)

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others. The integrated hardware CAN PHY can be enabled by register setting and this mode only used for CAN1.

# 3.15. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

# 3.16. Package and operation temperature

- LQFP64 (GD32F170Rx), LQFP48 (GD32F170Cx) and QFN36 (GD32F170Tx)
- Operation temperature range: -40°C to +85°C (industrial level)



## 4. Electrical characteristics

## 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

| Symbol           | Parameter                        | Min                    | Max                    | Unit |
|------------------|----------------------------------|------------------------|------------------------|------|
| $V_{DD}$         | External voltage range           | V <sub>SS</sub> - 0.3  | Vss + 5.5              | V    |
| $V_{DDA}$        | External analog supply voltage   | V <sub>SSA</sub> - 0.3 | V <sub>SSA</sub> + 5.5 | V    |
| V <sub>BAT</sub> | External battery supply voltage  | V <sub>SS</sub> - 0.3  | V <sub>SS</sub> + 5.5  | V    |
| Vix              | Input voltage on 5V tolerant pin | V <sub>SS</sub> - 0.3  | V <sub>SS</sub> + 7.5  | ٧    |
| VIN              | Input voltage on other I/O       | Vss - 0.3              | 5.5                    | V    |
| I <sub>IO</sub>  | Maximum current for GPIO pins    | _                      | 25                     | mA   |
| T <sub>A</sub>   | Operating temperature range      | -40                    | +85                    | °C   |
| T <sub>STG</sub> | Storage temperature range        | -55                    | +150                   | °C   |
| TJ               | Maximum junction temperature     | _                      | 125                    | °C   |

## 4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

| Symbol           | Parameter              | Conditions              | Min | Тур | Max | Unit |
|------------------|------------------------|-------------------------|-----|-----|-----|------|
| $V_{DD}$         | Supply voltage         | _                       | 2.5 | 5.0 | 5.5 | V    |
| V <sub>DDA</sub> | Analog supply voltage  | Same as V <sub>DD</sub> | 2.5 | 5.0 | 5.5 | V    |
| V <sub>BAT</sub> | Battery supply voltage | _                       | 2.0 | _   | 5.5 | V    |

# 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

|        |                | •   |     |       |     |      |
|--------|----------------|---|-----|-------|-----|------|
| Symbol | Parameter      | Conditions  | Min | Тур   | Max | Unit |
| loo    |                | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System | _   | 59.23 |     | mA   |
|        | Supply current | clock=72 MHz, All peripherals enabled                       |     |       |     |      |
|        | (Run mode)     | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System | _   | 38.71 |     | mA   |
|        |                | clock =72 MHz, All peripherals disabled                     |     |       |     |      |



# GD32F170xx Datasheet

|  | Symbol           | Parameter      | Conditions  | Min | Тур    | Max | Unit |
|--|------------------|----------------|---|-----|--------|-----|------|
|  |                  |                | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System               | _   | 40.46  | _   | mA   |
|  |                  |                | clock =48 MHz, All peripherals enabled                                    |     |        |     |      |
|  |                  |                | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, System               |     | 26.72  | _   | mA   |
|  |                  |                | Clock =48 MHz, All peripherals disabled                                   |     |        |     |      |
|  |                  |                | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, CPU clock            |     |        |     |      |
|  |                  |                | off, System clock=72MHz, All peripherals                                  | _   | 35.17  | _   | mA   |
|  |                  | Supply current | enabled   |     |        |     |      |
|  |                  | (Sleep mode)   | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, HXTAL=8MHz, CPU clock            |     |        |     |      |
|  |                  |                | off, System clock=72MHz, All peripherals                                  | _   | 13.00  | _   | mA   |
|  |                  |                | disabled  |     |        |     |      |
|  |                  |                | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, Regulator in run mode,           |     |        |     |      |
|  |                  | Supply current | IRC40K on, RTC on, All GPIOs analog                                       |     | 119.81 | -   | μΑ   |
|  |                  | (Deep-sleep    | mode  |     |        |     |      |
|  |                  | mode)          | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, Regulator in low power           |     |        |     |      |
|  |                  | ,              | mode, IRC40K on, RTC on, All GPIOs  |     | 105.35 | _   | μΑ   |
|  |                  |                | analog mode   |     |        |     |      |
|  |                  |                | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, LXTAL off, IRC40K on,            | _   | 11.08  | _   | μΑ   |
|  |                  |                | RTC on  |     |        |     |      |
|  |                  | Supply current | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, LXTAL off, IRC40K on,            | _   | 10.56  | _   | μΑ   |
|  |                  | (Standby mode) | RTC off   |     |        |     |      |
|  |                  |                | V <sub>DD</sub> =V <sub>DDA</sub> =5.0V, LXTAL off, IRC40K off,           | _   | 8.54   | _   | μΑ   |
|  |                  |                | RTC off   |     |        |     |      |
|  |                  |                | V <sub>DD</sub> not available, V <sub>BAT</sub> =5.5 V, LXTAL on          |     | 2.30   |     |      |
|  |                  |                | with external crystal, RTC on, Higher                                     |     | 2.50   |     | μΑ   |
|  |                  |                | driving  V <sub>DD</sub> not available, V <sub>BAT</sub> =5.0 V, LXTAL on |     |        |     |      |
|  |                  |                | with external crystal, RTC on, Higher                                     |     | 2.06   | _   | μΑ   |
|  |                  |                | driving   |     |        |     | μ, , |
|  |                  |                | V <sub>DD</sub> not available, V <sub>BAT</sub> =3.3 V, LXTAL on          |     |        |     |      |
|  |                  |                | with external crystal, RTC on, Higher                                     |     | 1.56   | _   | μΑ   |
|  |                  |                | driving   |     |        |     |      |
|  |                  |                | V <sub>DD</sub> not available, V <sub>BAT</sub> =2.5 V, LXTAL on          |     |        |     |      |
|  | I <sub>BAT</sub> | Battery supply | with external crystal, RTC on, Higher                                     | _   | 1.41   | _   | μΑ   |
|  | IDAI             | current        | driving   |     |        |     | ·    |
|  |                  |                | V <sub>DD</sub> not available, V <sub>BAT</sub> =5.0 V, LXTAL on          |     |        |     |      |
|  |                  |                | with external crystal, RTC on, Lower                                      | _   | 1.32   | _   | μΑ   |
|  |                  |                | driving   |     |        |     |      |
|  |                  |                | V <sub>DD</sub> not available, V <sub>BAT</sub> =3.3 V, LXTAL on          |     |        |     |      |
|  |                  |                | with external crystal, RTC on, Lower                                      | _   | 0.88   | _   | μΑ   |
|  |                  |                | driving   |     |        |     |      |
|  |                  |                | V <sub>DD</sub> not available, V <sub>BAT</sub> =2.5 V, LXTAL on          |     |        |     |      |
|  |                  |                | with external crystal, RTC on, Lower                                      | _   | 0.75   | _   | μΑ   |
|  |                  |                | driving   |     |        |     |      |



#### 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-4. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

| Symbol           | Parameter                               | Conditions                                       | Level/Class |
|------------------|---|--|-------------|
| \/               | Voltage applied to all device pins to   | V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = +25 °C | 3B          |
| V <sub>ESD</sub> | induce a functional disturbance         | conforms to IEC 61000-4-2                        | SD          |
|                  | Fast transient voltage burst applied to | V F0V T. 125 °C                                  |             |
| $V_{FTB}$        | induce a functional disturbance through | V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = +25 °C | 4A          |
|                  | 100 pF on $V_{DD}$ and $V_{SS}$ pins    | conforms to IEC 61000-4-4                        |             |

EMI (Electromagnetic Interference) emission testing result is given in <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

| Symbol           | nbol Parameter Conditions Tested |                          | Cond            | ditions | Unit |      |
|------------------|----------------------------------|--------------------------|-----------------|---------|------|------|
|                  |                                  |                          | frequency band  | 24M     | 48M  |      |
|                  |                                  | V <sub>DD</sub> = 5.0 V, | 0.1 to 2 MHz    | <0      | <0   |      |
|                  |                                  | $T_A = +25 ^{\circ}C$    | 2 to 30 MHz     | -3.9    | -2.8 |      |
| S <sub>EMI</sub> | Peak level                       | compliant with IEC       | 30 to 130 MHz   | -7.2    | -8   | dBμV |
|                  |                                  | 61967-2                  | 130 MHz to 1GHz | -7      | -7   |      |

## 4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

| Symbol               | Parameter                  | Conditions | Min  | Тур  | Max  | Unit |
|----------------------|----------------------------|------------|------|------|------|------|
| V <sub>POR</sub>     | Power on reset threshold   |            | 1.87 | 1.94 | 2.01 | ٧    |
| V <sub>PDR</sub>     | Power down reset threshold | _          | 1.82 | 1.89 | 1.96 | V    |
| V <sub>HYST</sub>    | PDR hysteresis             |            | _    | 0.05 | _    | V    |
| T <sub>RSTTEMP</sub> | Reset temporization        |            | _    | 2    | _    | ms   |



# 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

| Symbol                | Parameter                     | Conditions                     | Min   | Тур | Max  | Unit |      |   |
|-----------------------|-------------------------------|--------------------------------|-------|-----|------|------|------|---|
| \/                    | Electrostatic discharge       | T <sub>A</sub> =25 °C; JESD22- | -   _ |     |      |      | 7000 | V |
| VESD(HBM)             | voltage (human body model)    | A114                           | _     |     | 7000 | V    |      |   |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge       | T <sub>A</sub> =25 °C;         |       |     | 1000 | \/   |      |   |
|                       | voltage (charge device model) | JESD22-C101                    | _     | _   | 1000 | V    |      |   |

Table 4-8. Static latch-up characteristics

| Symbol | Parameter                        | Conditions                    | Min | Тур | Max  | Unit |
|--------|----------------------------------|-------------------------------|-----|-----|------|------|
| LU     | I-test                           | T <sub>A</sub> =25 °C; JESD78 | _   | _   | ±200 | mA   |
| LO     | V <sub>supply</sub> over voltage | TA=25 C, JESD76               | _   | _   | 8.25 | V    |

#### 4.7. External clock characteristics

Table 4-9. High Speed Crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

| Symbol              | Parameter                          | Conditions                                  | Min | Тур | Max | Unit   |
|---------------------|------------------------------------|---|-----|-----|-----|--------|
| f                   | High Speed External oscillator     | Vnn=5.0V                                    | 4   | 8   | 32  | MHz    |
| fhxtal              | (HXTAL) frequency                  | V DD=3.0 V                                  | 4   | 0   | 32  | IVIITZ |
| Снхтац              | Recommended load capacitance on    |   |     | 20  | 30  | 5E     |
| CHXTAL              | OSCIN and OSCOUT                   | _   | _   | 20  | 30  | pF     |
|                     | Recommended external feedback      |   |     |     |     |        |
| R <sub>FHXTAL</sub> | resistor between XTALIN and        | _   | _   | 200 | _   | ΚΩ     |
|                     | XTALOUT                            |   |     |     |     |        |
| DHXTAL              | HXTAL oscillator duty cycle        | _   | 30  | 50  | 70  | %      |
| IDDHXTAL            | HXTAL oscillator operating current | V <sub>DD</sub> =5.0V, T <sub>A</sub> =25°C | _   | 1.7 | _   | mA     |
| tsuhxtal            | HXTAL oscillator startup time      | V <sub>DD</sub> =5.0V, T <sub>A</sub> =25°C |     | 2   |     | ms     |



Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics

| Symbol             | Parameter  | Conditions                              | Min | Тур    | Max  | Unit |
|--------------------|--|---|-----|--------|------|------|
| f <sub>LXTAL</sub> | Low Speed External oscillator (LXTAL) frequency      | V <sub>DD</sub> =V <sub>BAT</sub> =5.0V | _   | 32.768 | 1000 | KHz  |
| CLXTAL             | Recommended load capacitance on OSC32IN and OSC32OUT | _                                       | _   | _      | 15   | pF   |
| D <sub>LXTAL</sub> | LXTAL oscillator duty cycle                          | _                                       | 30  | 50     | 70   | %    |
|                    |  | LXTALDRV[1:0]=00                        | _   | 0.7    |      |      |
|                    | LXTAL oscillator operating                           | LXTALDRV[1:0]=01                        | _   | 0.8    |      |      |
| IDDLXTAL           | current  | LXTALDRV[1:0]=10                        | _   | 1.1    |      | μΑ   |
|                    |  | LXTALDRV[1:0]=11                        | _   | 1.4    |      |      |
| tsulxtal           | LXTAL oscillator startup time                        | V <sub>DD</sub> =V <sub>BAT</sub> =5.0V | _   | 3      | _    | S    |

#### 4.8. Internal clock characteristics

Table 4-11. Internal 8M RC oscillators (IRC8M) characteristics

| Symbol               | Parameter  | Conditions   | Min  | Тур | Max  | Unit |
|----------------------|--|--|------|-----|------|------|
| firc8M               | High Speed Internal<br>Oscillator (IRC8M) frequency  | V <sub>DD</sub> =5.0V                                |      | 8   | _    | MHz  |
|                      | IDCOM appillator Fraguency                           | V <sub>DD</sub> =5.0V, T <sub>A</sub> =-40°C ~+105°C | -3.5 | _   | +3.0 | %    |
| ACC <sub>IRC8M</sub> | IRC8M oscillator Frequency accuracy, Factory-trimmed | V <sub>DD</sub> =5.0V, T <sub>A</sub> =0°C ~ +85°C   | -2.0 | _   | +2.0 | %    |
|                      |  | V <sub>DD</sub> =5.0V, T <sub>A</sub> =25°C          | -1.0 | _   | +1.0 | %    |
| D <sub>IRC8M</sub>   | IRC8M oscillator duty cycle                          | V <sub>DD</sub> =5.0V, f <sub>IRC8M</sub> =8MHz      | 48   | 50  | 52   | %    |
| I <sub>DDIRC8M</sub> | IRC8M oscillator operating current                   | V <sub>DD</sub> =5.0V, f <sub>IRC8M</sub> =8MHz      | _    | 80  | 100  | μΑ   |
| tsuirc8M             | IRC8M oscillator startup time                        | V <sub>DD</sub> =5.0V, f <sub>IRC8M</sub> =8MHz      | 1    | _   | 2    | us   |

Table 4-12. Voltage values and corresponding IRC8M standard

| Value | Standard     |
|-------|--------------|
| 5.5V  | 8.29 MHz ±1% |
| 5V    | 8.00 MHz ±1% |
| 3.3V  | 7.52 MHz ±1% |
| 3V    | 7.54 MHz ±1% |
| 2.5V  | 7.57 MHz ±1% |

#### Note:

GD32F170 IRC8M was trimmed in 5V, if other voltage value is needed to use in <u>Table 4-12. Voltage</u> <u>values and corresponding IRC8M standard</u>, please calibrate the IRC8M value by manual.



Table 4-13. Low speed internal clock (IRC40K) characteristics

| Symbol    | Parameter                      | Conditions  | Min | Тур | Max | Unit |
|-----------|--------------------------------|---|-----|-----|-----|------|
| function  | Low Speed Internal oscillator  | $V_{DD}=V_{BAT}=5.0V$ ,                                       | 30  | 40  | 60  | KHz  |
| firc40K   | (IRC40K) frequency             | $T_A = -40^{\circ}C \sim +85^{\circ}C$                        | 30  | 40  | 60  | NΠZ  |
| lanca     | IRC40K oscillator operating    | V <sub>DD</sub> =V <sub>BAT</sub> =5.0V, T <sub>A</sub> =25°C |     | 1   | 2   |      |
| IDDIRC40K | current                        | VDD=VBAI=5.0V, TA=25 C  |     | '   | 2   | μΑ   |
| tsuirc40K | IRC40K oscillator startup time | V <sub>DD</sub> =V <sub>BAT</sub> =5.0V, T <sub>A</sub> =25°C | _   | _   | 80  | μs   |

#### 4.9. PLL characteristics

Table 4-14. PLL characteristics

| Symbol                | Parameter                  | Conditions | Min | Тур | Max | Unit |
|-----------------------|----------------------------|------------|-----|-----|-----|------|
| f <sub>PLLIN</sub>    | PLL input clock frequency  | _          | 1   | 8   | 25  | MHz  |
| f <sub>PLL</sub>      | PLL output clock frequency | _          | 16  | _   | 72  | MHz  |
| tLOCK                 | PLL lock time              | _          | _   |     | 200 | μs   |
| Jitter <sub>PLL</sub> | Cycle to cycle Jitter      | _          |     |     | 300 | ps   |

# 4.10. Memory characteristics

Table 4-15. Flash memory characteristics

| Table 1 for Flacin memory enalizations |   |                               |     |     |     |         |  |
|--|---|-------------------------------|-----|-----|-----|---------|--|
| Symbol                                 | Parameter   | Conditions                    | Min | Тур | Max | Unit    |  |
| PEcyc                                  | Number of guaranteed program /erase cycles before failure (Endurance) | T <sub>A</sub> =-40°C ~ +85°C | 100 | ı   |     | kcycles |  |
| t <sub>RET</sub>                       | Data retention time   | T <sub>A</sub> =125°C         | 20  |     | _   | years   |  |
| tprog                                  | Word programming time   | T <sub>A</sub> =-40°C ~ +85°C | 200 |     | 400 | us      |  |
| terase                                 | Page erase time T <sub>A</sub> =-40°C ~ +85°C                         |                               | 60  | 100 | 450 | ms      |  |
| t <sub>MERASE</sub>                    | Mass erase time   | T <sub>A</sub> =-40°C ~ +85°C | 3.2 | _   | 9.6 | s       |  |



### 4.11. **GPIO** characteristics

Table 4-16. I/O port characteristics

| Symbol          | Parameter                    | Conditions                                   | Min  | Тур | Max  | Unit |  |  |  |
|-----------------|------------------------------|--|------|-----|------|------|--|--|--|
|                 |                              | V <sub>DD</sub> =2.5V                        |      |     | 0.83 |      |  |  |  |
|                 | Standard IO Low level        | V <sub>DD</sub> =3.3V                        | _    | _   | 1.24 | .,   |  |  |  |
| VIL -           | input voltage                | V <sub>DD</sub> =5.0V                        | _    | _   | 1.97 | V    |  |  |  |
|                 |                              | V <sub>DD</sub> =5.5V                        | _    | _   | 2.22 |      |  |  |  |
|                 |                              | V <sub>DD</sub> =2.5V                        | _    | _   | 0.65 |      |  |  |  |
|                 | High Voltage tolerant IO     | V <sub>DD</sub> =3.3V                        | _    | _   | 0.93 |      |  |  |  |
|                 | Low level input voltage      | V <sub>DD</sub> =5.0V                        | _    | _   | 1.46 | V    |  |  |  |
|                 |                              | V <sub>DD</sub> =5.5V                        | _    | _   | 1.66 |      |  |  |  |
|                 |                              | V <sub>DD</sub> =2.5V                        | 1.67 | _   | _    |      |  |  |  |
|                 | Standard IO High level       | V <sub>DD</sub> =3.3V                        | 2.01 | _   | _    |      |  |  |  |
|                 | input voltage                | V <sub>DD</sub> =5.0V                        | 2.91 | _   | _    | V    |  |  |  |
|                 |                              | V <sub>DD</sub> =5.5V                        | 3.13 | _   | _    |      |  |  |  |
| V <sub>IH</sub> |                              | V <sub>DD</sub> =2.5V                        | 1.42 | _   | _    |      |  |  |  |
|                 | High Voltage tolerant IO     | V <sub>DD</sub> =3.3V                        | 1.70 | _   | _    | .,   |  |  |  |
|                 | High level input voltage     | V <sub>DD</sub> =5.0V                        | 2.38 | _   |      | V    |  |  |  |
|                 |                              | V <sub>DD</sub> =5.5V                        | 2.54 | _   | _    |      |  |  |  |
|                 |                              | V <sub>DD</sub> =2.5V, I <sub>IO</sub> =8mA  | _    | _   | 0.29 |      |  |  |  |
|                 |                              | $V_{DD}$ =3.3V, $I_{IO}$ =8mA                | _    | _   | 0.22 |      |  |  |  |
|                 |                              | V <sub>DD</sub> =5.0V, I <sub>IO</sub> =8mA  | _    | _   | 0.17 |      |  |  |  |
|                 |                              | $V_{DD}$ =5.5V, $I_{IO}$ =8mA                | -    | _   | 0.16 |      |  |  |  |
| Vol             | Low level output voltage     | V <sub>DD</sub> =2.5V, I <sub>IO</sub> =20mA | _    | _   | 1.10 | V    |  |  |  |
|                 |                              | V <sub>DD</sub> =3.3V, I <sub>IO</sub> =20mA | _    | _   | 0.59 |      |  |  |  |
|                 |                              | $V_{DD}$ =5.0V, $I_{IO}$ =20mA               | _    | _   | 0.42 |      |  |  |  |
|                 |                              | $V_{DD}$ =5.5 $V$ , $I_{IO}$ =20 $mA$        | _    | _   | 0.40 |      |  |  |  |
|                 |                              | V <sub>DD</sub> =2.5V, I <sub>IO</sub> =8mA  | 2.24 | _   |      |      |  |  |  |
|                 |                              | V <sub>DD</sub> =3.3V, I <sub>IO</sub> =8mA  | 3.12 | _   |      |      |  |  |  |
|                 |                              | V <sub>DD</sub> =5.0V, I <sub>IO</sub> =8mA  | 4.87 | _   | _    |      |  |  |  |
| Vон             | High level output voltage    | $V_{DD}$ =5.5 $V$ , $I_{IO}$ =8 $mA$         | 5.37 | _   |      | V    |  |  |  |
|                 | r light level output voltage | $V_{DD}$ =2.5 $V$ , $I_{IO}$ =20 $mA$        | 1.68 | _   |      | V    |  |  |  |
|                 |                              | $V_{DD}$ =3.3 $V$ , $I_{IO}$ =20 $mA$        | 2.80 | _   | _    |      |  |  |  |
|                 |                              | V <sub>DD</sub> =5.0V, I <sub>IO</sub> =20mA | 4.64 | _   | _    | ]    |  |  |  |
|                 |                              | V <sub>DD</sub> =5.5V, I <sub>IO</sub> =20mA | 5.17 | _   | _    |      |  |  |  |
| Rpu             | Internal pull-up resistor    | VIN=VSS                                      | 30   | 40  | 50   | kΩ   |  |  |  |
| R <sub>PD</sub> | Internal pull-down resistor  | V <sub>IN</sub> =V <sub>DD</sub>             | 30   | 40  | 50   | kΩ   |  |  |  |



### 4.12. ADC characteristics

**Table 4-17. ADC characteristics** 

| Symbol             | Parameter                  | Conditions                      | Min   | Тур              | Max       | Unit                |
|--------------------|----------------------------|---------------------------------|-------|------------------|-----------|---------------------|
| V <sub>DDA</sub>   | Operating voltage          |                                 | 3.0   | 5.0              | 5.5       | V                   |
| V <sub>IN</sub>    | ADC input voltage range    | _                               |       | _                | $V_{DDA}$ | V                   |
| f <sub>ADC</sub>   | ADC clock                  | _                               | 0.1   | _                | 28        | MHz                 |
|                    |                            | 12-bit                          | 0.007 | _                | 2         |                     |
| f <sub>S</sub>     | Sampling rate              | 10-bit                          | 0.008 | _                | 2.3       | MSPS                |
| IS                 | Sampling rate              | 8-bit                           | 0.01  | _                | 2.8       | IVISES              |
|                    |                            | 6-bit                           | 0.013 | _                | 3.5       |                     |
| VIN                | Analog input voltage       | 16 external;3 internal          | 0     | _                | $V_{DDA}$ | V                   |
| V <sub>REF+</sub>  | Positive Reference Voltage | _                               |       | $V_{\text{DDA}}$ | _         | V                   |
| V <sub>REF</sub> - | Negative Reference Voltage | _                               |       | 0                | _         | V                   |
| RAIN               | External input impedance   | See <b>Equation 1</b>           |       | _                | 38        | kΩ                  |
| R <sub>ADC</sub>   | Input sampling switch      |                                 |       |                  | 0.5       | kΩ                  |
| TADC               | resistance                 | <del>-</del>                    |       |                  | 0.5       | NS2                 |
| C <sub>ADC</sub>   | Input sampling capacitance | No pin/pad capacitance included | -     | 5.2              | —         | pF                  |
| t <sub>CAL</sub>   | Calibration time           | f <sub>ADC</sub> =28MHz         | _     | 3                |           | μS                  |
| ts                 | Sampling time              | f <sub>ADC</sub> =28MHz         | 0.053 |                  | 9.554     | μS                  |
|                    |                            | 12-bit                          | I     | 14               |           |                     |
|                    | Total conversion time      | 10-bit                          |       | 12               | _         | 1/f                 |
| tconv              | (including sampling time)  | 8-bit                           |       | 10               | _         | 1/ f <sub>ADC</sub> |
|                    |                            | 6-bit                           |       | 8                | _         |                     |
| tsu                | Startup time               |                                 |       | _                | 1         | μs                  |

$$\textit{Equation 1} : \text{R}_{\text{AIN}} \text{ max formula } \quad \textit{R}_{\text{AIN}} < \frac{T_{\text{S}}}{f_{\text{ADC}} * C_{\text{ADC}} * \ln(2^{N+2})} - \textit{R}_{\text{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

Table 4-18. ADC  $R_{AIN\ max}$  for  $f_{ADC}$ =28MHz

| T <sub>s</sub> (cycles) | t <sub>s</sub> (us) | R <sub>AIN max</sub> (KΩ) |
|-------------------------|---------------------|---------------------------|
| 1.5                     | 0.0536              | 0.5                       |
| 7.5                     | 0.2679              | 4.8                       |
| 13.5                    | 0.4821              | 9                         |
| 28.5                    | 1.018               | 19                        |
| 41.5                    | 1.482               | 28                        |
| 55.5                    | 1.982               | 38                        |
| 71.5                    | 2.554               | N/A                       |
| 239.5                   | 8.554               | N/A                       |

Note: Guaranteed by design, not tested in production.



#### 4.13. SPI characteristics

Table 4-19. SPI characteristics

| Symbol               | Parameter                | Conditions               | Min | Тур | Max | Unit |
|----------------------|--------------------------|--------------------------|-----|-----|-----|------|
| fsck                 | SCK clock frequency      | _                        | _   | _   | 30  | MHz  |
| TSI <sub>K(H)</sub>  | SCK clock high time      | <del>_</del>             | 19  | _   | _   | ns   |
| TSI <sub>K(L)</sub>  | SCK clock low time       | _                        | 19  | _   | _   | ns   |
|                      |                          | SPI master mode          |     |     |     |      |
| t <sub>V(MO)</sub>   | Data output valid time   |                          | ı   | _   | 25  | ns   |
| t <sub>H(MO)</sub>   | Data output hold time    | _                        | 2   | _   | _   | ns   |
| tsu(MI)              | Data input setup time    | _                        | 5   | _   | _   | ns   |
| t <sub>H(MI)</sub>   | Data input hold time     | _                        | 5   | _   | _   | ns   |
|                      |                          | SPI slave mode           |     |     |     |      |
| tsu(NSS)             | NSS enable setup time    | f <sub>PCLK</sub> =54MHz | 74  | _   | _   | ns   |
| t <sub>H(NSS)</sub>  | NSS enable hold time     | f <sub>PCLK</sub> =54MHz | 37  | _   | _   | ns   |
| t <sub>A(SO)</sub>   | Data output access time  | f <sub>PCLK</sub> =54MHz | 0   | _   | 55  | ns   |
| t <sub>DIS(SO)</sub> | Data output disable time | _                        | 3   | _   | 10  | ns   |
| tv(so)               | Data output valid time   | _                        | _   | _   | 25  | ns   |
| t <sub>H(SO)</sub>   | Data output hold time    | _                        | 15  | _   | _   | ns   |
| tsu(si)              | Data input setup time    |                          | 5   | _   | _   | ns   |
| t <sub>H(SI)</sub>   | Data input hold time     |                          | 4   | _   | _   | ns   |

### 4.14. I2C characteristics

Table 4-20. I2C characteristics

| Symbol Parameter    |                     | Conditions | Standard mode |     | Fast mode |     | Unit |
|---------------------|---------------------|------------|---------------|-----|-----------|-----|------|
| Symbol              | Farameter           | Conditions | Min           | Max | Min       | Max | Onit |
| f <sub>SCL</sub>    | SCL clock frequency | _          | 0             | 100 | 0         | 400 | KHz  |
| TSI <sub>L(H)</sub> | SCL clock high time | _          | 4.0           | _   | 0.6       | _   | ns   |
| TSI <sub>L(L)</sub> | SCL clock low time  | _          | 4.7           |     | 1.3       | _   | ns   |

#### 4.15. USART characteristics

Table 4-21. USART characteristics

| Symbol              | Parameter           | Conditions |    | Тур | Max | Unit |
|---------------------|---------------------|------------|----|-----|-----|------|
| fsck                | SCK clock frequency | _          |    | _   | 36  | MHz  |
| TSI <sub>K(H)</sub> | SCK clock high time | _          | 13 | _   | _   | ns   |
| TSI <sub>K(L)</sub> | SCK clock low time  | _          | 13 | _   | _   | ns   |



# 5. Package information

### 5.1. QFN package outline dimensions

Figure 5-1. QFN package outline




Table 5-1. QFN package dimensions

| Symbol | QFN36     |      | Sumb al | QFN36     |       |  |
|--------|-----------|------|---------|-----------|-------|--|
| Symbol | min       | max  | Symbol  | min       | max   |  |
| А      | 6.0 ±     | 0.1  | D1      | 3.90      | Тур   |  |
| В      | 6.0 ± 0.1 |      | D2      | 3.90 Typ  |       |  |
| С      | 0.85      | 0.95 | E       | 0.210 ±   | 0.025 |  |
| C1     | 0~0.050   |      | E1      | 0.500 Typ |       |  |
| C2     | 0.203 Typ |      | F       | 0.550     | Тур   |  |

(Original dimensions are in millmeters)


#### Notes:

- 1. Formed lead shall be planar with respect to one another within 0.004 inches.
- 2. Both package length and width do not include mold flash and metal burr.



# 5.2. LQFP package outline dimensions

Figure 5-2. LQFP package outline








Table 5-2. LQFP package dimensions

| Symbol         Min         Typ         Max         Min         Typ           A         -         -         1.20         -         -           A1         0.05         -         0.15         0.05         -           A2         0.95         1.00         1.05         1.35         1.40           D         -         9.00         -         -         12.00           D1         -         7.00         -         -         10.00           E         -         9.00         -         -         12.00           E1         -         7.00         -         -         10.00           E1         -         7.00         -         -         10.00           R1         0.08         -         -         0.08         -           R2         0.08         -         0.20         0.08         -           R2         0.08         -         0.20         0.08         -           B1         0°         -         -         0°         -           B2         11°         12°         13°         11°         12°           B3         11°         < | P64  |  |  |
|---|------|--|--|
| A1       0.05       -       0.15       0.05       -         A2       0.95       1.00       1.05       1.35       1.40         D       -       9.00       -       -       12.00         D1       -       7.00       -       -       10.00         E       -       9.00       -       -       12.00         E1       -       7.00       -       -       10.00         R1       0.08       -       -       0.08       -         R2       0.08       -       0.20       0.08       -         R2       0.10       -       -       0°       3.5°         R1       0°       3.5°       7°       0°       3.5°         R2       11°       12°       13°       11°       12°         R3       11°       12°       13°       11°       12°         R3       11°       12°   | Max  |  |  |
| A2       0.95       1.00       1.05       1.35       1.40         D       -       9.00       -       -       12.00         D1       -       7.00       -       -       10.00         E       -       9.00       -       -       12.00         E1       -       7.00       -       -       10.00         R1       0.08       -       -       0.08       -         R2       0.08       -       0.20       0.08       -         B       0°       3.5°       7°       0°       3.5°         B1       0°       -       -       0°       3.5°         B2       11°       12°       13°       11°       12°         B3       11°       12°       13°       11°       12°         C       0.09       -       0.20       0   | 1.60 |  |  |
| D         -         9.00         -         -         12.00           D1         -         7.00         -         -         10.00           E         -         9.00         -         -         12.00           E1         -         7.00         -         -         10.00           R1         0.08         -         -         0.08         -           R2         0.08         -         0.20         0.08         -           R2         0.08         -         0.20         0.08         -           B         0°         3.5°         7°         0°         3.5°           B1         0°         -         -         0°         -           B2         11°         12°         13°         11°         12°           B3         11°         12°         13°         11°         12°           C         0.09         -         0.20         0.09         -           L         0.45         0.60         0.75         0.45         0.60           L1         -         1.00         -         -         1.00           S         0.20         <  | 0.15 |  |  |
| D1         -         7.00         -         -         10.00           E         -         9.00         -         -         12.00           E1         -         7.00         -         -         10.00           R1         0.08         -         -         0.08         -           R2         0.08         -         0.20         0.08         -           θ         0°         3.5°         7°         0°         3.5°           θ1         0°         -         -         0°         -           θ2         11°         12°         13°         11°         12°           θ3         11°         12°         13°         11°         12°           c         0.09         -         0.20         0.09         -           L         0.45         0.60         0.75         0.45         0.60           L1         -         1.00         -         -         1.00           S         0.20         -         -         0.20         -           b         0.17         0.22         0.27         0.17         0.20           e         -           | 1.45 |  |  |
| E - 9.00 12.00 E1 - 7.00 10.00 R1 0.08 0.20 0.08 -  R2 0.08 - 0.20 0.08 -  θ 0° 3.5° 7° 0° 3.5° θ1 0° 0° -  θ2 11° 12° 13° 11° 12° θ3 11° 12° 13° 11° 12° c 0.09 - 0.20 0.09 -  L 0.45 0.60 0.75 0.45 0.60 L1 - 1.00 1.00 S 0.20 0.20 -  b 0.17 0.22 0.27 0.17 0.20 e - 0.50 0.50 D2 - 5.50 7.50  | -    |  |  |
| E1       -       7.00       -       -       10.00         R1       0.08       -       -       0.08       -         R2       0.08       -       0.20       0.08       -         θ       0°       3.5°       7°       0°       3.5°         θ1       0°       -       -       0°       -         θ2       11°       12°       13°       11°       12°         θ3       11°       12°       13°       11°       12°         c       0.09       -       0.20       0.09       -         L       0.45       0.60       0.75       0.45       0.60         L1       -       1.00       -       -       1.00         S       0.20       -       -       0.20       -         b       0.17       0.22       0.27       0.17       0.20         e       -       0.50       -       -       0.50         D2       -       5.50       -       -       7.50   | -    |  |  |
| R1       0.08       -       -       0.08       -         R2       0.08       -       0.20       0.08       -         θ       0°       3.5°       7°       0°       3.5°         θ1       0°       -       -       0°       -         θ2       11°       12°       13°       11°       12°         θ3       11°       12°       13°       11°       12°         c       0.09       -       0.20       0.09       -         L       0.45       0.60       0.75       0.45       0.60         L1       -       1.00       -       -       1.00         S       0.20       -       -       0.20       -         b       0.17       0.22       0.27       0.17       0.20         e       -       0.50       -       -       0.50         D2       -       5.50       -       -       7.50   | -    |  |  |
| R2       0.08       -       0.20       0.08       -         θ       0°       3.5°       7°       0°       3.5°         θ1       0°       -       -       0°       -         θ2       11°       12°       13°       11°       12°         θ3       11°       12°       13°       11°       12°         c       0.09       -       0.20       0.09       -         L       0.45       0.60       0.75       0.45       0.60         L1       -       1.00       -       -       1.00         S       0.20       -       -       0.20       -         b       0.17       0.22       0.27       0.17       0.20         e       -       0.50       -       -       0.50         D2       -       5.50       -       -       7.50  | -    |  |  |
| θ       0°       3.5°       7°       0°       3.5°         θ1       0°       -       -       0°       -         θ2       11°       12°       13°       11°       12°         θ3       11°       12°       13°       11°       12°         c       0.09       -       0.20       0.09       -         L       0.45       0.60       0.75       0.45       0.60         L1       -       1.00       -       -       1.00         S       0.20       -       -       0.20       -         b       0.17       0.22       0.27       0.17       0.20         e       -       0.50       -       -       0.50         D2       -       5.50       -       -       7.50  | -    |  |  |
| θ1       0°       -       -       0°       -         θ2       11°       12°       13°       11°       12°         θ3       11°       12°       13°       11°       12°         c       0.09       -       0.20       0.09       -         L       0.45       0.60       0.75       0.45       0.60         L1       -       1.00       -       -       1.00         S       0.20       -       -       0.20       -         b       0.17       0.22       0.27       0.17       0.20         e       -       0.50       -       -       0.50         D2       -       5.50       -       -       7.50   | 0.20 |  |  |
| θ2       11°       12°       13°       11°       12°         θ3       11°       12°       13°       11°       12°         c       0.09       -       0.20       0.09       -         L       0.45       0.60       0.75       0.45       0.60         L1       -       1.00       -       -       1.00         S       0.20       -       -       0.20       -         b       0.17       0.22       0.27       0.17       0.20         e       -       0.50       -       -       0.50         D2       -       5.50       -       -       7.50  | 7°   |  |  |
| θ3       11°       12°       13°       11°       12°         c       0.09       -       0.20       0.09       -         L       0.45       0.60       0.75       0.45       0.60         L1       -       1.00       -       -       1.00         S       0.20       -       -       0.20       -         b       0.17       0.22       0.27       0.17       0.20         e       -       0.50       -       -       0.50         D2       -       5.50       -       -       7.50   | -    |  |  |
| c     0.09     -     0.20     0.09     -       L     0.45     0.60     0.75     0.45     0.60       L1     -     1.00     -     -     1.00       S     0.20     -     -     0.20     -       b     0.17     0.22     0.27     0.17     0.20       e     -     0.50     -     -     0.50       D2     -     5.50     -     -     7.50  | 13°  |  |  |
| L     0.45     0.60     0.75     0.45     0.60       L1     -     1.00     -     -     1.00       S     0.20     -     -     0.20     -       b     0.17     0.22     0.27     0.17     0.20       e     -     0.50     -     -     0.50       D2     -     5.50     -     -     7.50   | 13°  |  |  |
| L1     -     1.00     -     -     1.00       S     0.20     -     -     0.20     -       b     0.17     0.22     0.27     0.17     0.20       e     -     0.50     -     -     0.50       D2     -     5.50     -     -     7.50  | 0.20 |  |  |
| S     0.20     -     -     0.20     -       b     0.17     0.22     0.27     0.17     0.20       e     -     0.50     -     -     0.50       D2     -     5.50     -     -     7.50   | 0.75 |  |  |
| b     0.17     0.22     0.27     0.17     0.20       e     -     0.50     -     -     0.50       D2     -     5.50     -     -     7.50   | -    |  |  |
| e - 0.50 0.50<br>D2 - 5.50 - 7.50   | -    |  |  |
| D2 - 5.50 7.50  | 0.27 |  |  |
|   | -    |  |  |
| F0  | -    |  |  |
| E2 - 5.50 - 7.50  | -    |  |  |
| aaa 0.20 0.20   |      |  |  |
| bbb 0.20 0.20   | 0.20 |  |  |
| ccc 0.08 0.08   | 0.08 |  |  |

(Original dimensions are in millmeters)



# 6. Ordering Information

Table 6-1. Part ordering code for GD32F170xx devices

| Ordering code | Flash (KB) | Package | Package type | Temperature operating range  |
|---------------|------------|---------|--------------|------------------------------|
| GD32F170T4U6  | 16         | QFN36   | Green        | Industrial<br>-40°C to +85°C |
| GD32F170T6U6  | 32         | QFN36   | Green        | Industrial<br>-40°C to +85°C |
| GD32F170T8U6  | 64         | QFN36   | Green        | Industrial<br>-40°C to +85°C |
| GD32F170C4T6  | 16         | LQFP48  | Green        | Industrial<br>-40°C to +85°C |
| GD32F170C6T6  | 32         | LQFP48  | Green        | Industrial<br>-40°C to +85°C |
| GD32F170C8T6  | 64         | LQFP48  | Green        | Industrial<br>-40°C to +85°C |
| GD32F170R8T6  | 64         | LQFP64  | Green        | Industrial<br>-40°C to +85°C |



# 7. Revision History

Table 7-1. Revision history

| Revision No. | Description                     | Date         |
|--------------|---------------------------------|--------------|
| 1.0          | Initial Release                 | Jan.8, 2016  |
| 2.0          | Adapt To New Name Convention    | Jan 24, 2018 |
| 2.1          | Modify formats and descriptions | Nov.21, 2019 |