
Computer Architecture HW2

Zarin Bhuiyan

September 22, 2016

Decoder




En	Α0	A1	00	01	02	03	1	Expected Output
0	0	0	0	0	0	0		All false
0	1	0	0	0	0	0		All false
0	0	1	0	0	0	0		All false
0	1	1	0	0	0	0		All false
1	0	0	1	0	0	0		00 Only
1	1	0	0	1	0	0		01 Only
1	0	1	0	0	1	0		02 Only
1	1	1	0	0	0	1		03 Only

Multiplexer



addr0	addr1	in3	in2	in1	in0	0ut	Expected Output
0	0	Х	Χ	Х	0	0	0
0	0	Χ	Χ	Х	1	1	1
1	0	Х	Χ	0	Х	0	0
1	0	Χ	Χ	1	Χ	1	1
0	1	Х	0	Х	Х	0	0
0	1	Х	1	Х	Х	1	1
1	1	0	Χ	Х	Χ	0	0
1	1	1	Χ	Χ	Х	1	1

Full Adder



Α	В	CarryIn	Sum	CarryOut	Expe	ected	Output
0	0	0	0	0	0	0	
0	0	1	1	0	1	0	
0	1	0	1	0	1	0	
0	1	1	0	1	0	1	
1	0	0	1	0	1	0	
1	0	1	0	1	0	1	
1	1	0	0	1	0	1	
1	1	1	1	1	1	1	