

Register Implementation # 1.

Register Implementation #2





Deliverable 6

module decoder/182

output[31:0] out, input enable, address

assign out = enable << address;

er donoduje

Given an empty string (in this case of 32 loyth) we output the following from this decoder.

ex) length =
$$\frac{5}{3}$$
 address $\frac{23}{20}$ enable = $\frac{1}{2}$

Address = $\frac{1}{20}$
 $\frac{1}{410}$
 $\frac{1}{310}$
 $\frac{1}{210}$
 $\frac{1}{100}$
 $\frac{1}{200}$
 $\frac{1}{100}$

First the address will tell which bit of the string (starting @ zero from rightmost bit) where the enable variable will be. For example, if address is oll and enable B 1, 1 will be the 3rd bit of the output and the rest will be zero.

Basically, we are padding the renable" variable to the left. w/ the number of zeros corresponding to the address. The zeros to the right of "enable" will also be zero.

really matter because every Lit in the output will be zero.