
Full Adder

Timing Diagram




Truth Table

Α	В	Cin	-1	0	Cout
0	0	0 [0	0	
0	0	1	1	0	
0	1	0 [1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0 [0	1	
1	1	1 1	1	1	

Mux

Timing Diagram




Truth Table

```
A B C D PickO Pick1 | Out
0 0 0 0 0 0 0 | 0
1 0 0 0 0 0 0 | 1
0 0 0 0 0 0 0 | 0
0 0 0 0 1 0 | 0
0 1 0 0 1 0 | 1
0 1 0 0 1 0 | 1
0 1 1 0 1 0 | 1
0 1 1 1 1 1 | 0
```

Decoder

Timing Diagram



Truth Table