Computer Architecture: Lab 1

I. Implementation:

We decided to go with the bit-slice and LUT approach. With this approach, each bit of each operand was calculated separately starting with the least significant bit to the most significant bit. Each bit-slice inputs one bit of **a** and one bit of **b**, **carryin**, **command**, and **select**. The output of each bit-slice is **result**, and a **carryout**. One interesting choice we made was to use a 4 input, 2 select line **MUX**. We found thought that you can reduce the potential number of outputs to 4 if there is some other logic in the main alu.

To subtract on the ALU we needed to invert the **b** operand. Instead of inverting **b** within each bit-slice using an **invert** line, we decided to invert **b** at each bit-slice by **XOR**ing each **b** operand and **invert**. We decide if **b** should be inverted using the LUT and then invert **b** before it enters each bit-slice.

To create the full ALU we attached the **carryout** of each bit-slice to the following bit-slice's **carryin** except that our bitslice implementation required that external logic to eliminate carryover in **XOR** and **AND** operations. To do this, we added a **carry** line to the LUT, and **AND**ed each **carryout** with **carry** before passing it to the next bit's **carryin**. The first bit-slice's **carryin** was set by **AND**ing the **carry** signal and the first bit of the **command** signal. This is because the **carryin** for **SUB** and **SLT** is 1 while **carryin** for every other command is 0.


The **zero** flag was set by **OR**ing the **zero** flag of each bit-slice with the **zero** flag of the next bit-slice. We then **NOT** the final **zero** flag because we need the flag to be 1 when all the flags were 0's. Finally we have to **AND** the **zero** flag with the **command** line because we only want to output flags if the operation was addition or subtraction. We do the same **AND**ing process for all the flags for the same reason.

The **overflow** is calculated after the calculation is done by simply **XOR**ing the last and second-to-last internal **carryouts**.

Before calculating **SLT**, the entire output must be set to 0. To do this, we made **SLT** and **nSLT** flags. Each bit of the result is **AND**ed with the **nSLT** flag to set everything to 0 during the **SLT** calculation. **SLT** is calculated by **XOR**ing the **overflow** with the final calculated bit (before it's **AND**ed with the **nSLT** flag). To propagate that to the output, it is first **AND**ed with the **SLT** flag, then **OR**ed with

the first bit of the previously calculated result (note, that is **AND**ed with the **nSLT** flag, so it is always 0 if while calculating **SLT**).

II. Test Results:



For each command we did five tests.

- For our ADD command we chose to test the addition of two positive numbers, two negative numbers, two numbers adding to zero, and two more tests where either number a or b was negative and the other positive. We were able to check for the zero, carryout and overflow flags.
- 2. For our **SUB** command we chose the same type of tests just with subtraction instead of addition. This allowed us to test the same flags as our **ADD** command.
- For our all the basic boolean commands we chose a variety of tests. They all passed and no flags were set which is what we wanted since a MIPS ALU only sets flags for the ADD and SUB commands.
- 4. Out SLT command did not initially work. The first test did not have the right expected result and broke every other test. This was because we chose to AND our partial results with an SLT flag when we should have been ANDing it with a NOT SLT flag.

In addition, we exhaustively tested each module (mux, aluBit, and aluFullBit). Those tests caught an issue with our logic for the select lines and revealed the requirements on carrying between bit-slices.

III. Timing Analysis:

Alubit without mux: 50 (2 input nands + 3 input nand)

Mux: 80 (not + 3 input nand + 4 input nand)

Full bitslice: 130 (bit + mux)

Carry: 50 (same as bit)

Alu repeated: 190 (2x 2 input and + full bitslice)

Carry: 80 (full bitslice carry + 2 input and)

Alu before: 40 (3 input nand + not)

Alu after: 80 (2 input: xor + and + or) Alu total: 2790 (40+80*31+190+80)

IV. Work Plan Reflection:

Original Work plan:

Completing test bench: 2hr, done by Tues Oct 10
Writing and testing logic verilog: 2hr, done by Tues Oct 10
Finishing report: 1hr, by Thursday Oct 12

Total: 5hr


Actual:

Testbenches actual: 3hr, done Oct 12 Writing and debugging logic: 5hr, done Oct 12 Report: 3hr, done Oct 12


Actually making things work took a lot longer than expected, also we were busy and didn't start working until yesterday, which probably wasn't a good plan.

V. Block Diagrams


Single bit without mux:




Mux:




Full ALU bitslice:



Alu Repeated bit pattern



Alu pre-repeated section:



Alu post-repeated section:

