Lab 1 Report

Changjun Lim, Sungwoo Park

For this lab, we have implemented a 32-bit ALU.

< Implementation >

We used "bit slice" approach to construct a 32-bit ALU capable of multiple operations. Following is the top-level diagram of the 32-bit ALU that consists of 32 1-bit ALU chained together.




Figure 1: 32-bit ALU

Individual bits of 32-bit operands are fed into one of 32 1-bit ALU, along with appropriate control signals (invertB flag, muxAddress to choose appropriate mux output within the 1-bit ALU, SLT

input value). 1-bit results from all 1-bit ALUs are combined together to form a final 32 bit result of the operation. Notice that carryout from first 31 1-bit ALUs (denoted $ALU_0 - ALU_{30}$), are fed into carry-in of next 1-bit ALU to correctly handle carrys in ADD/SUB operations. Also notice that our implementation handles the zero flag by computing the result of combining all result bits by NOR gates.

In the below figure, we present the implementation of the 1-bit ALU.




Figure 2: 1-bit ALU

The 1-bit ALU is basically a multiplexer, in which an input to the multiplexer is a result of different operations based on the given operand values. Notice that we used a single 1-bit adder for both outputs for ADD and SUB. This is made possible by selectively inverting B bit based on the given operation code. The 3-bit multiplexer used in this implementation was constructed by combining 2 2-bit multiplexers. The implementation of the 3-bit multiplexer is shown below.




Figure 3: 3-bit multiplexer

< Testing >

(3-bit mux)

We started by writing simple test cases for 3-bit mux to make sure that we did not make any obvious errors. Following is the output from 3-bit mux test benches.

Addr	inputs		Output
000	00010000	- 1	0
000	10000001	- 1	1
000	00000000	- 1	0
011	01000001	- 1	0
010	00001101	1	1

Since 2-bit mux that I used to construct this 3-bit mux are already tested and working, I did not write very exhaustive test cases that cover every possible cases. I just chose few cases to make sure that the multiplexer is behaving as expected. All test cases that I tested worked.

(1-bit ALU)

Next step in testing was writing test benches for 1-bit ALU. Since this is a critical component of the ALU that we are constructing, I set out to create test cases that are exhaustive and covers most possible cases.

testing ADD

9	, ,,,,,,,						
bitA	bitB	carryin	less	muxIndex	invertBFlag	bitR	carryout
1 1 0	0 100	0 1 1					
1 0 0	0 100	0 0 0					
1 0 0	0 000	0 1 0					
0 0 0	0 000	0 0 0					
0 1 0	0 000	0 1 0					
1 1 0	0 000	0 0 1					
0 0 1	0 000	0 1 0					

```
1 0 1 0 000 0 | 0 1
1 1 1 0 000 0 | 1 1
testing SUB
0 0 0 0 000 1 1 1 0
1 0 0 0 000 1 0 1
0 1 0 0 000 1 | 0 0
1 1 0 0 000 1 | 1 0
0 0 1 0 000 1 0 1
1 0 1 0 000 1 1 1 1
0 1 1 0 000 1 | 1 0
1 1 1 0 000 1 | 0 1
testing XOR
0 0 0 0 010 0 0 0
1 0 0 0 010 0 1 0
0 1 0 0 010 0 1 0
1 1 0 0 010 0 0 0 1
testing SLT
0 0 0 0 011 1 0 0
0 0 0 1 011 1 1 0
testing AND
0 0 0 0 100 0 0 0
1 0 0 0 100 0 0 0
0 1 0 0 100 0 0 0
1 1 0 0 100 0 | 1 1
testing NAND
0 0 0 0 101 0 1 0
1 0 0 0 101 0 1 0
0 1 0 0 101 0 1 0
1 1 0 0 101 0 0 1
testing NOR
0 0 0 0 110 0 1 0
1 0 0 0 110 0 0 0
0 1 0 0 110 0 0 0
1 1 0 0 110 0 0 1
testing OR
0 0 0 0 111 0 0 0
1 0 0 0 111 0 1 0
0 1 0 0 111 0 1 0
1 1 0 0 111 0 | 1 1
```

The test cases shown above are all correct. Before getting this result, we encountered a test cases in which a result returns 'z' as a value. We realized that this was happening because we forgot to include a delay after setting register values.

(32-bit ALU)

The final step for test is making test benches for 32-bit ALU. We express operand A and B as hexadecimal values in convenience. And since there is no meaning for flags except ADD and SUB, we do not consider the value of flags for XOR, SLT, AND, NAND, NOR, OR cases.

00000002 0000001 000000000000000000000	(operandA testing ADD	operandB expected outputs		carryout		zero overflow)			
### FFFFFFF FFFFFFFF 111111111111111	_	00000001	00	000000000000000000000000000000000000000	00011)	0	0	
TFFFFFF	FFFFFFF	FFFFFFF	•			1	0	0	
testing SUB 00000003 00000001 000000000000000000000000000000000000	00000000	00000000	00	000000000000000000000000000000000000000	00000)	1	0	
00000003 00000001 000000000000000000000000000000000000	7FFFFFF	00000001	10	000000000000000000000000000000000000000	00000)	0	1	
80000000 00000001 0111111111111111111111111111111111111	testing SUB								
00000000 00000000 000000000000000000000000000000000000	00000003	00000001	00	000000000000000000000000000000000000000	00010	1	0	0	
testing XOR AAFF55AA 000000000000000000000000000000000000	80000000	00000001	•			1	0	1	
testing XOR AA550055 AAFF55AA 000000001010101010101011111111111 - - FFFF0000 00FF00FF 1111111100000000000000000000000000000	00000000	00000000	00	000000000000000000000000000000000000000	00000	1	1	0	
AA550055 AAFF55AA 000000001010101010101111111111	FFFFFFF	FFFFFFF	00	000000000000000000000000000000000000000	00000	1	1	0	
AA550055 AAFF55AA 000000001010101010101111111111	testing YOP								
testing SLT testing SLT 555555AA 55AA55AA 000000000000000000000000000000000000	_	AAFF55AA	1.00	0000001010101001010101011111	11111 .	_	_	_	
testing SLT 555555AA 55AA55AA 000000000000000000000000000000000000			•				_	_	
555555AA 55AA55AA 000000000000000000000000000000000000			,						
555555AA 55AA55AA 000000000000000000000000000000000000	testing SLT								
555555AA 555555AA 000000000000000000000000000000000000	•	55AA55AA	00	000000000000000000000000000000000000000	00001		_	_	
00FF00FF FF00FF00 000000000000000000000000000000000000	555555AA	555555AA	•				_	_	
AAAA55AA	00FF00FF	FF00FF00	•				-	-	
FF55FF00 FFF5500 000000000000000000000000000000000000	FFFFFF00	0000FFFF	00	000000000000000000000000000000000000000	00001 -	-	-	-	
testing AND FFFF0000	AAAA55AA	AA5555AA	00	000000000000000000000000000000000000000	00000	-	-	-	
FFFF0000 00FF00FF 0000000011111111110000000000	FF55FF00	FFFF5500	00	000000000000000000000000000000000000000	00001	-	-	-	
FFFF0000 00FF00FF 000000001111111110000000000	4 - 4th o AND								
FF00AA55 AAAA55AA 1010101000000000000000000000000000000	_	00550055	1.00	000000111111111000000000000000000000000	0000				
testing NAND FFFF0000 00FF00FF 111111111000000001111111111			•			•	-	-	
FFFF0000 00FF00FF 111111111000000001111111111	1100AA33	AAAAJJAA	1 10	101010000000000000000000000000000000000			-	-	
FF00AA55 AAAA55AA 0101010111111111111111111111	testing NAND								
testing NOR 55550055 AAFF55AA 000000000000000000000000000000000	FFFF0000	00FF00FF	11	111111000000001111111111111	11111 -	-	-	-	
55550055 AAFF55AA 0000000000000001010101000000000	FF00AA55	AAAA55AA	01	010101111111111111111111111111111111111	11111 -	-	-	-	
55550055 AAFF55AA 0000000000000001010101000000000									
'	•								
FFFF0000 00FF00FF 0000000000000000000			•			•	-	-	
	FFFF0000	UUFFUUFF	00	00000000000000111111110000	. 0000	-	-	-	

testing OR

Reasoning behind choosing above test cases:

ADD/SUB: Interesting characteristics that we would like to see and design edge cases around are overflow and carry. We chose test cases that will result in neither overflow nor carry, one of them, and both of them.

SLT: We choose 6 cases for SLT. There are 3 parameter related to results, sign of A, sign of B, and A < B. It could be categorized to $8(=2^3)$ cases, but when A is negative and B is positive, A < B is always true and when A is positive and B is negative, A < B is always false. So there are only 6 categories.

Logic operators: For bitwise logic operations(XOR, AND, NAND, NOR, OR), we choose 2 cases and set each case to have 4 categories(in the truth table) in 32 bits.

Debugging through test cases

testing A	ADD									
operandA		command I	l result	carryout	zero	overflow	expected outputs			
	00000001		xxxxxxxxxxxxxxxxxxxxxxxxxxxx		Z	х	000000000000000000000000000000011	0	0	0
ffffffff	ffffffff	0 i	. xxxxxxxxxxxxxxxxxxxxxxxxxxx	(0 1	z	x	111111111111111111111111111111111111111	1	0	0
00000000	00000000	0		0 0	Z	0 i	000000000000000000000000000000000000	0	1	0
7fffffff	00000001	0	x01010101010101010101010101010101	0 0	z	0	100000000000000000000000000000000000000	0	0	1
testing S	UB									138
	00000001	1	xxxxxxxxxxxxxxxxxxxxxxxxxxxx	(0 X	Z	x I	000000000000000000000000000000000000000	0	0	0
80000000	00000001	1 i	x101010101010101010101010101010	1 1	Z	0	011111111111111111111111111111111111111	1	0	1
00000000	0000000	1	101010101010101010101010101010101	0 0	Z	1	000000000000000000000000000000000000000	0	1	0
ffffffff	ffffffff	1 j	101010101010101010101010101010101	0 0	z	1 j	000000000000000000000000000000000000000	1	1	0
testing X	OR		A CONTRACT OF THE CASE OF THE							
aa550055	aaff55aa	2	0x0x0x0010101010xxxxxxxx1x1x1x1x	1 1	Z	1	000000001010101001010101111111111	0	0	0
ffff0000	00ff00ff	2	x1x1x1x1xxxxxxxx000000000xx1x1x1x	1 1	Z	0	11111111000000000000000011111111	0	0	0
testing S	LT									
555555aa	55aa55aa	3	x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x	0 0	Z	0	000000000000000000000000000000000000000	0	0	0
555555aa	555555aa	3	x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x	0 0	Z	0	000000000000000000000000000000000000000	0	0	0
00ff00ff	ff00ff00	3 j	0000000xxxxxxxx000000000xxxxxxxx	0 0	z	0	000000000000000000000000000000000000000	0	0	0
ffffff00	0000ffff	3	xxxxxxxxxxxxxx000000000000000000	1 1	Z	1	000000000000000000000000000000000000000	0	0	0
aaaa55aa	aa5555aa	3	0x0x0x0x0x0x0x0xxxxxxxxxxxxxxx	x x	Z	x	000000000000000000000000000000000000000	0	0	0
ff55ff00	ffff5500	3	x0x0x0x0x0x0x0xxxxxxxxxx0x0x0x0x0x	0 0	Z	0	000000000000000000000000000000000000000	0	0	0
ff55ff00	ffff5500	3	x0x0x0x0x0x0x0xxxxxxxxxx0x0x0x0x0x	0 0	Z	0	000000000000000000000000000000000000000	0	0	0
testing A	AND									
ffff0000	00ff00ff	4	xxxxxxxx1111111x0000000000000000	00 x	Z	x	0000000011111111000000000000000000	0	0	0
ff00aa55	aaaa55aa	4	xxxxxxx00000000000000000000000000	00 1	Z	0	101010100000000000000000000000000000000	0	0	0
testing N	IAND									
ffff0000	00ff00ff	5	x1x1x1x1xxxxxxxx0xxxxxxxx1x1x1x1x	(1 1	Z	0	11111111000000001111111111111111	0	0	0
ff00aa55	aaaa55aa	5	x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x	1 1	Z	1	010101011111111111111111111111111111111	0	0	0
testing N	IOR									
55550055			x0x0x0x0x0x0x0x0x0x0x0x0x000000000	0 0	Z	0	00000000000000000101010100000000	0	0	0
ffff0000	00ff00ff	6	xxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000	00 X	Z	x	000000001111111100000000000000000	0	0	0
testing C)R									
	aaaa55aa		x1x1x1x1x1x1x1xxxxxxxxxxxx0x0x0x0x	(0 1	Z	0	1111111111111111111111111110101010	0	0	0
ffff0000	00ff00ff	7	111111111111111x0000000xx1x1x1x	1 1	Z	0	111111111111111100000000111111111	0	0	0

There were few noticeable bugs that we realized after running test cases as shown above. First, we didn't include zero flag in our implementation (as shown in our "z" value). Second, we didn't properly wire carry in and carry out values, resulting in lot of glitch values in our result. Lastly, we got incorrect result for overflow because we used incorrectly values for a xor gate that we used to compute overflow value.

We also realized that our SLT operations are not working properly so we went back to fix SLT operation implementation.

< Timing Analysis >

Worst case propagation delay for each operation:

ADD: When bit addition at each bit results in carry (About 50ns for each adder operation * 32 bit ALUs)


SUB: Similar to ADD case. When bit subtraction at each bit results in carry.

XOR, AND, NAND, NOR, OR: Fairly fast operations. Worst propagation delay is just a gate delay for a corresponding operation gate (10, 20, or 30ns depending on the gates).


SLT: Similar to SUB case.

Simulation result

First row is operand A, second row is operand B, third row is the result



This is the ADD operation between 7FFFFFF and 00000001. Notice that this operation results in big propagation delay due to many carrys.



On the other hand, this ADD operation between 00000002 and 00000001 does not have big propagation delay because it does not have many carrys.

< Work Plan Reflection >

Scheduled work plan

ALU verilog implementation(alu.v) (3 hours) ~10/6

- Test bench implementation(alu.t.v) (2 hours) ~10/6
- Revising the code (2 hours) ~10/7
- Analyzing the result (2 hours) ~10/9
- Writing Report (2 hours) ~10/10

Actual time spent

- ALU verilog implementation(alu.v): 10/10 (0.5 hours), 10/11 (2 hours) 10/12 (0.5 hours)
- Test bench implementation(alu.t.v): 10/10 (2 hours) 10/11 (0.5 hours)
- Revising the code 10/11 (0.5 hours) 10/12 (3.5hours)
- Analyzing the result 10/12 (1 hour)
- Writing Report 10/12 (1.5 hours)

The total time(12 hours) we have spent for Lab 1 is quite similar to scheduled time(11 hours). It took more time than the schedule to revise the code. The actual date we finished each part is written after the proposed deadline.

Reference:

http://web.cse.ohio-state.edu/~teodorescu.1/download/teaching/cse675.au08/Cse675.02.F.ALU Design part2.pdf

(Referenced this ALU implementation document while working on the lab)