Comparch Final Project

Michaela Fox and Maddy Fahey

Introduction


This project extends the sine wave generator from Mini-Project 3 to create a multi-waveform generator system with real-time control over waveform type and frequency via an SPI interface. The design uses two iceBlinkPico FPGA boards, where one acts as an SPI master controller and the other as an SPI slave waveform generator. Waveforms supported include sine, triangle, and square waves. Frequency is controlled dynamically by sending a divider value over SPI. Output is converted to analog form using a 10-bit R-2R DAC connected to the GPIOs of the slave FPGA. SystemVerilog was used for all RTL modules and testbenches. The waveforms were observed via GTKWave and verified on an oscilloscope using an Analog Discovery 2.

System Overview

The complete system is split across two FPGA boards:

- Board 1: SPI Slave + DAC Output:
 - Receives an 18-bit SPI packet (16-bit frequency divider + 2-bit waveform select).
 - Generates the requested waveform at the desired frequency.
 - Drives a 10-bit DAC using GPIO pins for analog output.
- Board 2: SPI Master:
 - Waits for user input via a button press.
 - Cycles waveform type and sends new parameters to the slave board over SPI.

Block Diagram



Waveform Generator Design

The waveform generator on Board 1 produces sine, triangle, and square waves based on the SPI input.

Sine Wave:

- Uses a guarter-cycle lookup table (LUT) with 128 entries.
- Based on quadrant selection, mirrors and/or inverts the LUT output.
- o Produces a 10-bit sine waveform centered at 512.

• Triangle Wave:

- Linearly ramps up and down using the waveform address.
- Output is scaled and centered to match DAC range (0–1023 or centered around 512 for analog symmetry).

Square Wave:

- Uses MSB of address to alternate between low and high output values.
- o 50% duty cycle with full amplitude swing (also centered for analog balance).

SPI Communication Design

• Master Design (Board 2):

- o On each button press, the master:
 - Cycles through the waveform types (sine \rightarrow square \rightarrow triangle \rightarrow sine).
 - Sends an 18-bit SPI packet:
 - Bits [17:2] = frequency divider
 - Bits [1:0] = waveform select
- Implements a state machine (IDLE → ASSERT_CS → TRANSFER → DONE) to send SPI data synchronously.

Slave Design (Board 1):

- Samples SCLK rising edge to shift in SPI data (Mode 0).
- O When 18 bits are received:
 - Updates waveform selection register.
 - Updates clock divider register to set waveform output frequency.

Frequency Control


The frequency of waveform output is controlled by a 16-bit divider value transmitted over SPI. The divider slows the address increment rate, effectively adjusting the output frequency.

Simulation Results

Simulation was performed using Icarus Verilog and GTKWave.

- Testbenches emulate SPI input and verify waveform selection and timing.
- Sample GTKWave output shows correct generation of all three waveforms.
- Output values align with expected sine, triangle, and square patterns.

GTKWave Simulation Results:




Oscilloscope Results

We used Analog Discovery 2 to capture real-world outputs from the R-2R DAC. Due to technical difficulties with the Waveforms software, we were unable to capture the full waveforms.

Oscilloscope Waveforms:


Sine:



Square:



Triangle:



Source Code

spi.sv: - SPI data receiver, data latch

```
1
       module spi(
 2
           input logic clk,
                                  // System clock
           input logic sclk,
                                  // SPI clock
           input logic cs_n,
                                  // Chip Select (active low)
          input logic mosi,
                                   // Master Out, Slave In
 5
           output logic [17:0] data_out, // 16-bit divider_value + 2-bit waveform_select
 6
 7
           output logic data_ready
 8
       );
 9
10
           logic [4:0] bit_cnt;
                                     // up to 18 bits (needs 5 bits counter)
           logic [17:0] shift_reg;
11
           logic sclk_prev;
12
13
14
           always_ff @(posedge clk) begin
             sclk_prev <= sclk;
               data_ready <= 1'b0;
16
17
18
               if (!cs_n) begin
19
                   if (sclk prev == 0 && sclk == 1) begin // rising edge on sclk
20
                       shift_reg <= {shift_reg[16:0], mosi};</pre>
21
                       bit_cnt <= bit_cnt + 1;
22
23
                       if (bit cnt == 5'd17) begin
                           data_out <= {shift_reg[16:0], mosi};</pre>
24
                           data_ready <= 1'b1;
25
                           bit_cnt <= 0;
26
27
                       end
28
                   end
29
               end else begin
30
                   bit_cnt <= 0;
31
               end
32
           end
33
34
       endmodule
```

Spi_master.sv: - SPI master FSM, bit shifter, CS control

```
module spi_master (
 2
          input logic clk,
          input logic send,
 3
          input logic [17:0] data_in,
 5
        output logic sclk,
         output logic mosi,
 6
         output logic cs_n,
 7
          output logic busy
 8
9
      );
10
          typedef enum logic [1:0] {
11
              IDLE, ASSERT_CS, TRANSFER, DONE
13
          } state_t;
14
          state_t state = IDLE;
15
          logic [4:0] bit_cnt = 0;
16
17
          logic [17:0] shift_reg = 0;
          logic [7:0] clk_div = 0;
19
20
          assign sclk = clk_div[5];
21
          assign busy = (state != IDLE);
22
          always_ff @(posedge clk) begin
24
              clk_div <= clk_div + 1;
              case (state)
27
                  IDLE: begin
                     cs_n <= 1;
                      mosi <= 0;
29
30
                      if (send) begin
                          shift_reg <= data_in;
                          bit_cnt <= 18;
32
                          state <= ASSERT_CS;
33
34
                      end
35
                  end
36
                  ASSERT_CS: begin
37
38
                     cs_n <= 0;
                      if (clk_div == 0)
                          state <= TRANSFER;</pre>
40
41
                  end
42
```

```
43
                    TRANSFER: begin
                       if (clk_div[5:0] == 6'b111111) begin
                           mosi <= shift_reg[17];</pre>
45
                            shift_reg <= {shift_reg[16:0], 1'b0};</pre>
46
47
                           bit_cnt <= bit_cnt - 1;
                            if (bit_cnt == 1)
48
49
                                state <= DONE;
50
                        end
51
                   end
52
53
                   DONE: begin
                       cs_n <= 1;
55
                       if (clk_div == 0)
                            state <= IDLE;
57
               endcase
59
           end
60
61
       endmodule
```

memory.sv: - Sine LUT, quadrant-based full-wave reconstruction

```
module memory #(
1
           parameter INIT_FILE = ""
2
3
      )(
 4
          input logic clk,
          input logic [8:0] read_address,
 6
          output logic [9:0] read_data
 7
       );
 8
9
           logic [8:0] quarter_cycle_memory [0:127]; // 9-bit amplitude (0-511)
10
11
           initial if (INIT FILE) begin
              $readmemh(INIT_FILE, quarter_cycle_memory);
12
13
14
          always_ff @(posedge clk) begin
16
              case (read address[8:7])
                   // Q1: \theta\text{-}\pi/2 -> 512 to 1023 (512 + amplitude)
17
                   2'b00: read_data <= 10'd512 + {1'b0, quarter_cycle_memory[read_address[6:0]]};
18
19
                   // Q2: \pi/2-\pi -> 1023 to 512 (512 + mirrored amplitude)
20
21
                   2'b01: read_data <= 10'd512 + {1'b0, quarter_cycle_memory[127 - read_address[6:0]]};
22
23
                   // Q3: \pi-3\pi/2 -> 512 to 1 (512 - amplitude)
24
                   2'b10: read_data <= 10'd512 - {1'b0, quarter_cycle_memory[read_address[6:0]]};
                   // Q4: 3\pi/2-2\pi -> 1 to 512 (512 - mirrored amplitude)
26
                   2'b11: read_data <= 10'd512 - {1'b0, quarter_cycle_memory[127 - read_address[6:0]]};
27
28
               endcase
29
31
     endmodule
```

top.sv (Master): - Divider logic, waveform selection, DAC driver

```
'include "spi_master.sv"
 1
 2
 3
      module top (
                                 // 12 MHz input clock
 4
        input logic clk,
        output logic sclk,
        output logic mosi,
        output logic cs_n,
         input logic button
 8
                                 // active-low button
9
10
          logic send, busy;
11
          logic [17:0] packet;
12
13
         logic [1:0] waveform_select = 2'b00;
         logic [15:0] divider = 16'd5; // Adjust for desired waveform speed
14
15
          // Temporary value for next waveform
17
          logic [1:0] next_waveform;
18
19
          // SPI Master instance
         spi_master u_spi_master (
20
21
             .clk(clk),
22
             .send(send),
23
              .data_in(packet),
              .sclk(sclk),
            .mosi(mosi),
25
26
             .cs_n(cs_n),
27
              .busy(busy)
28
          );
29
30
          // ==== Button debounce and rising edge detection ====
31
          logic button_sync_0, button_sync_1;
32
          logic button_debounced;
33
          logic [19:0] debounce_counter = 0;
34
35
          always_ff @(posedge clk) begin
             button_sync_0 <= button;
36
37
              button_sync_1 <= button_sync_0;
38
39
40
          always_ff @(posedge clk) begin
41
            if (button_sync_1 == 0) begin
42
                 if (debounce_counter < 20'd500_000)
43
                     debounce_counter <= debounce_counter + 1;
44
             end else begin
                  debounce_counter <= 0;
46
47
             button_debounced <= (debounce_counter == 20'd500_000);
48
```

```
// Edge detection
50
51
          logic button_debounced_prev;
          logic rising_edge;
53
           always_ff @(posedge clk) begin
54
              button_debounced_prev <= button_debounced;
              rising_edge <= (button_debounced && !button_debounced_prev);
56
57
59
           // ==== Waveform selector and SPI send control ====
           logic send_request;
61
          always_ff @(posedge clk) begin
62
             if (rising_edge)
64
                  send_request <= 1;
              else if (send)
65
                  send_request <= 0;
67
68
              send <= (!busy && send_request);
70
               if (!busy && send_request) begin
71
                   next_waveform = waveform_select + 1;
72
                   waveform_select <= next_waveform;
                  packet <= {divider, next_waveform};</pre>
73
74
75
76
       endmodule
77
```

Top_tb.sv: - Verifies SPI master operation, button-triggered waveform cycling, and correct generation of SPI signals (SCLK, MOSI, CS_n)

```
'timescale 1ns/1ns
 2
 3
      module top_tb;
 4
 5
          logic clk = 0;
          logic button = 1;
 6
 7
          logic sclk, mosi, cs_n;
 8
 9
          top dut (
             .clk(clk),
10
              .button(button),
11
              .sclk(sclk),
13
              .mosi(mosi),
14
              .cs_n(cs_n)
15
          );
          // Approximate 12 MHz clock
17
          always #42 clk = ~clk;
18
19
20
          initial begin
              $dumpfile("top_tb.vcd");
21
22
              $dumpvars(0, top_tb);
23
              #1000;
24
25
26
              // Simulate button press to trigger SPI send
27
              button <= 0;
              #500;
29
              button <= 1;
30
31
               #5000;
33
               $finish;
34
           end
35
       endmodule
```

Sine_tb.sv: - Verifies SPI slave reception, waveform selection logic, and correct analog output generation for sine, triangle, and square waves.

```
'timescale 10ns/10ns
2
3
      module sine_tb;
4
 5
        logic clk = 0;
         logic sclk = 0;
 7
         logic cs_n = 1;
          logic mosi;
9
         logic _9b, _6a, _4a, _2a, _0a, _5a, _3b, _49a, _45a, _48b;
11
          // Instantiate top DUT
12
13
          top dut (
             .clk(clk),
14
             .sclk(sclk),
16
             .cs_n(cs_n),
17
              .mosi(mosi),
             ._9b(_9b),
19
             ._6a(_6a),
             ._4a(_4a),
21
              ._2a(_2a),
              ._0a(_0a),
22
              ._5a(_5a),
23
              ._3b(_3b),
24
              ._49a(_49a),
26
              ._45a(_45a),
27
              ._48b(_48b)
28
          );
29
          initial begin
            $dumpfile("sine.vcd");
31
             $dumpvars(0, sine_tb);
33
             // Wait a little before sending SPI
34
36
              // SPI send: Divider 500, waveform select 10 (triangle wave)
              spi_send(16'd500, 2'b10);
38
             #5000;
41
              // SPI send: Divider 1000, waveform select 00 (sine wave)
              spi_send(16'd1000, 2'b00);
43
44
45
             #5000;
46
              // SPI send: Divider 250, waveform select 01 (square wave)
              spi_send(16'd250, 2'b01);
48
```

```
50
              #30000;;
51
              $finish;
52
53
         end
54
55
          // Clock generation
          always #4 clk = ~clk; // 125MHz
56
          always #10 sclk = ~sclk; // SPI clock slower
57
58
          task spi_send(input logic [15:0] divider, input logic [1:0] wform);
59
             logic [17:0] packet;
60
              integer i;
              begin
62
63
                  packet = {divider, wform};
                  cs_n = 0;
                 for (i = 17; i >= 0; i = i - 1) begin
65
                     mosi = packet[i];
66
                      @(posedge sclk);
68
                  end
69
                 cs_n = 1;
                  // small gap between transactions
70
71
                  repeat (5) @(posedge clk);
72
73
           endtask
74
75
    endmodule
```

Demo Video

https://github.com/CompArchMiniProject4/iceBlinkPico/blob/main/examples/final/20250430_115411.mp4