Lecture 5 – Memory

01/11/2024 Dr. Libin HONG

Outline

- Program Execution
- Cache
- Hack Computer
- CS Pioneers

Learning Outcome


To be able to understand program execution process

To be able to understand caching principle

To be able to understand simple Hack computer architecture


Program Execution

- A basic computer consists of a CPU, which runs programs, memory, a bus, and other I/O devices
- Memory stores programs, as well as data
- Thus, programs must go from memory to the CPU where it can be executed
- Programs consist of many instructions which are the 0's and 1's that tell the CPU what to do
- The format and semantics of the instructions are defined by the Instruction Set Architecture (ISA)
 - 80x86, MIPS, ARM, PowerPC



Program Counter

- Program counter emits the address of the next instruction.
 - To start/restart the program execution: PC=0
 - No jump: PC++
 - Unconditional jump: PC=A
 - Conditional jump: if (cond.) PC=A else PC++
- Implementation requirements:
 - Counting
 - Put counter in correct working mode based on the 3 different control bits



```
If reset(t-1) then out(t)=0
  else if load(t-1) then out(t)=in(t-1)
     else if inc(t-1) then out(t)=out(t-1)+1
     else out(t)=out(t-1)
```

Program Counter

• inc:

- determine whether to perform the increment operation
- inputs: the data before/after increment

• load:


- determine whether to load the input data
- inputs: in, out from Mux16(inc)

reset:

- determine whether to reset the data (0)
- inputs: false, out from Mux16(load)

• register:


 load the memory address of instruction to be executed next



6


Bus Structure

- A bus is a collection of parallel wires that carry address, data, and control signals
- Traditional bus structure is used to connect CPU and memory
- Buses are typically shared by multiple devices




Memory Read Transaction

• CPU places address A on the memory bus




Memory Read Transaction

 Main memory reads A from the memory bus, retrieves word x, and places it on the bus



Memory Read Transaction

• CPU read word x from the bus and copies it into register rd.



Fetch-Decode-Execute Cycle

- At some level, every programmable processor implements a fetch-execute cycle
- Automatically implemented by processor hardware, allows processor to move through program steps
- Fetch The opcode for the instruction is fetched from memory
- Decode Opcode decoded to work what parts of the CPU are needed
- Execute CPU processes the instruction
- And repeat for the next instruction

Fetch-Execute Algorithm

```
Repeat {
  Fetch (PC):
     • Fetch the instruction word (at PC)

    Instruction decoded

    Calculate next instruction address

  Execute (ALU, Registers and Control):
     • Read operands
     • Executes the operations
     • Write/store results
```

Fetch

- The instruction is fetched from (physical) memory
 - i.e. RAM
- Here are some details:
 - The address of the instruction to be fetched defined by the PC (program counter)
 - Memory system places the required value onto the data bus
 - The instruction is copied from memory to IR (instruction register)
 - Loaded into instruction cache
 - Cache is a (very) fast memory

Program Counter	Instruction Register
Holds the memory address of the next instruction to be executed	Holds the actual instruction
After fetching a instruction the address value is increased by 1	After fetching a instruction, it contains the next instruction
A CPU locates the instructions in the memory from here	A CPU decodes and executes the instructions from here

Decode


- In order to figure out what the instruction should do, it needs to be decoded
- Hardware in the CPU analyses the opcode
- Part of the decoding process fetches the input operands
 - E.g, if you have an add instruction (opcode) that adds the contents of register 1 and 2, and places the result in register, then the values of register 1 and 2 need to be fetched to perform the addition
- Also need to decide which parts of the CPU need to be engaged to process instruction and in which order

Execute

- Executes the steps need for the specific instruction
- It could take more than one step
- Might need to access memory again

Fetch-Decode-Execute Cycle

- Each of these steps are synchronized to the CPU's clock cycles
- Let's assume that each step takes one cycle and happens in series
 - Fetch takes one cycle
 - Decode takes one cycle
 - Execute takes one cycle
- What is the minimum time to execute an instruction?




Recall: Memory Hierarchy

• As it goes further, capacity and latency increase

L1 data or Registers Memory instruction L2 cache Disk 1KB 2GB Cache 2MB Magnetic Disk 300 cycles 1 cycle 15 cycles 32KB 1 TB 2 cycles 10M cycles

RAM Speed


- Unfortunately, accessing RAM isn't instant
 - It's fast, but not particularly fast
- Modern RAM will take about 10-20ns to get access a piece of data
 - Known as the memory latency
- Will affect both instruction access and data access
 - Thus, affects fetch
- Realistic fetch in previous example may look like:




Speed Things Up: Cache

- Types of RAM:
 - SRAM (static RAM)
 - Generally faster and requires less dynamic power
 - More expensive to produce
 - Often used as cache memory for the CPU in modern computers
 - DRAM (dynamic RAM)
 - Slower
 - Less expensive to produce
- Use DRAM as our main block of memory as before
- CPUs addresses are referring to this block of memory as before
- However, the CPU does not talk directly to the DRAM
- Rather, we have a small piece of static RAM in between
 - This is called a cache and it stores a temporary copy of the instructions


Cache Basic Principle – In Cache



Cache Basic Principle – Not In Cache



Cache Basic Principle – In Cache Again



Multiple Levels of Memory


- CPU first looks in the small fast static RAM cache
- If not found look into DRAM
 - And make copy into cache
- If not in DRAM, OS can drag it in from disk
 - And make copy in DRAM
- Aim is to try and satisfy as much of the requests as possible from the cache

Caching

- Memory used for the cache is likely to be much smaller than DRAM
- Divided into indivisible units called cache lines
- Size of a cache line depends on the implementation of the cache
- When cache is updated, we always cache a complete cache line
 - Can access smaller pieces of data from the cache but we always fetch a complete cache line
- Cache hit if a piece of data is found in the cache, it is known as a cache hit
- Cache miss if a piece of data is not found in the cache, it is known as a cache miss


Cache Hit – Fast

• A piece of data is found in the cache – fast



Cache Miss – Slow

• A piece of data is not found in the cache – slow





Hit or Miss Measures


- Can measure the performance of cache
 - Hit rate fraction of memory accesses that are cache hits
 - Miss rate 1 hit rate, the fraction of memory access that are not found in the cache
- Hit Time
 - Time required to access the cache, including determining whether the access is a hit or miss
- Miss penalty
 - Time required to fetch a cache line into the cache from memory, including the time to
 - Access the cache line
 - Transmit the data to the cache
 - Insert the data into the cache
 - Pass the data back to the CPU

- Consider a simple cache, with the cache line size of 32 bits
 - Assume there are only eight entries in the cache
 - Assume that each word in main memory can only map to one possible position in the cache (also called a direct-mapped cache)
- Location in the cache is almost always based on the address in main memory
- One possible algorithm used to map address to a specific cache line
 - First, divide address by cache line size
 - Address in memory refers to individual bytes, but we only cache whole cache lines
 - Second, find the cache line
 - Take the remainder from dividing the above result by the size of the cache (in cache lines/blocks)


- Example memory location 137
- Divide by the cache line size
 - Since the address in memory refers to individual bytes, the cache line size should be also in bytes
 - 137/4 = 34
- Take the remainder from dividing the above result by the size of the cache (in cache lines/blocks)
 - $34 \mod 8 = 2$
 - Memory location 137 maps in to cache line 2








• Memory location 137 maps in to cache line 2




Cache Example: Another Address



Problems?

• Many memory addresses will map to the same cache line




Cache Tags


- Many memory addresses will map to the same entry in the cache
- If a cache has an entry, we need to make sure we are getting the correct value for the memory address we want
- We tag each cache entry with the address of where it came from
- Don't necessarily need to store the complete address
 - Cache entry itself will encode some of it

Cache Tags

- When we access an address, look at the specific cache entry
- If the tag matches the tag for the address in the cache
 - The memory is cached, so we can return it
- If the tag doesn't match
 - Fetch the value from main memory
 - And update the cache

Cache Tags: Example





Cache Tags: Example



One More Detail: The Valid Bit

- When started, the cache is empty and does not contain valid data
- We should account for this by adding a valid bit for each cache block
 - When the system is initialized, all the valid bits are set to 0
 - When data is loaded into a particular cache block, the corresponding valid bit is set to
- So the cache contains more than just copies of the data in memory; it also has bits to help us find data within the cache and verify its validity

The Hack Computer

- A 16-bit Von Neumann platform
- The instruction memory and the data memory are physically separated
- Screen: 512 rows by 256 columns, black and white
- Keyboard: standard
- Designed to execute programs written in the Hack machine language


The Hack Computer: Main Parts

- Instruction memory (ROM)
- Memory (RAM)
 - Data memory
 - Screen (memory map)
 - Keyboard (memory map)
- CPU
- Computer (the logic that holds everything together)

Instruction Memory

- The ROM is pre-loaded with a program written in the Hack machine language
- The ROM chip always emits a 16-bit number:


• This number is interpreted as the current instruction



Recall: Memory (RAM)

- Random-Access Memory (RAM)
 - Traditionally packaged as a chip
 - Basic storage unit is normally a cell (one bit per cell)
 - Multiple RAM chips form a memory
- RAM should be able to access randomly chosen words, with no restriction in the order in which they are accessed
 - Assign each word in the n-register RAM a unique address (an integer between 0 to n-1)
 - Given an address j, the individual register with the address j can be selected

RAM



Architecture:

A sequence of n addressable registers, with addresses 0 to n-1

Address width:

 $k = log_2 n$ (# of bits that is needed to store different add. for each reg)


For 8 registers, k = 3

For 16 registers, k = 4

Word width:


No impact on the RAM logic

A family RAM chips



chip name	n	k
RAM8	8	3
RAM64	64	6
RAM512	512	9
RAM4K	4096	12
RAM16K	16384	14

RAM: abstraction



At any given point of time:

- □ *one* register in the RAM is selected
- □ all the other registers are irrelevant


To read Register i:

set address = I

Result:

out emits the value of Register i

RAM: abstraction



At any given point of time:

- □ *one* register in the RAM is selected
- □ all the other registers are irrelevant

To set Register i to v:

set address =
$$I$$


set in =
$$v$$

set load = 1

Result:

- The state of Register i becomes v
- From the next cycle onward, out emits v


RAM: abstraction



Why "Random Access Memory"?


Irrespective of the RAM size (*n*), every randomly selected register can be accessed "instantaneously", at more or less the same time.

Look ahead - Memory: implementation



- □ Address 0 to 16383: data memory, used to record or recall values (variables, objects, arrays, etc.)
- □ Address 16384 to 24575: screen memory map, used to write to the screen (or read the screen)
- □ Address 24576: keyboard memory map, used to read which key is currently pressed


Look ahead - Memory: implementation



Access logic:

- □ Access to any address from 0 to 16,383 results in accessing the RAM16K chip-part
- □ Access to any address from 16,384 to 24,575 results in accessing the Screen chip-part
- □ Access to address 24,576 results in accessing the keyboard chip-part
- Access to any other address is invalid.

Data Memory




To read RAM[k]:

- set address to k
- read data

To write RAM[k]=x:

- set address to k,
- set in to x,
- set load to 1,
- run the clock


Screen




- In the Hack platform, the screen is implemented as an 8K 16-bit RAM chip with a side effect of refreshing.
- The Screen chip has a basic RAM chip functionality:
 - read logic: out = Screen[address]
 - write logic: if load then Screen[address] = in
- Side effect: Continuously refreshes a 256 by 512 black-and-white screen device


Screen memory map

- The bit contents of the Screen chip is called the "screen memory map"
- Each bit of the screen memory map corresponds to one pixel (1 = black, 0 = white)






Screen memory map




Keyboard



- A 16-bit register is used to keep the key stroke
- When a key is pressed on the keyboard, the key's scan code appears in the keyboard memory map.

Keyboard memory map



The Keyboard chip emits the scan-code (16-bit value) of the currently pressed key, or 0 if no key is pressed.

Scan Codes

key	code
(space)	32
!	33
"	34
#	35
\$	36
%	37
&	38
r	39
(40
)	41
*	42
+	43
,	44
_	45
•	46
/	47

key	code
0	48
1	49
•••	
9	57

:	58
;	59
<	60
=	61
>	62
?	63
@	64

key	code
Α	65
В	66
С	
•••	
Z	90


[91
/	92
]	93
۸	94
-	95
`	96

key	code
а	97
b	98
С	99
•••	
Z	122

{	123
1	124
}	125
~	126

key	code
newline	128
backspace	129
left arrow	130
up arrow	131
right arrow	132
down arrow	133
home	134
end	135
Page up	136
Page down	137
insert	138
delete	139
esc	140
f1	141
•••	
f12	152


Memory implementation



<u>Implementation outline:</u>

- Uses the three chip-parts RAM16K, Screen, and Keyboard
- Routes the address input to the correct address input of the relevant chip-part.

The Hack Computer (Put Together)



Computer Science Fundamentals.....How did we get to the current architecture?




Charles Babbage (1791 – 1871)


- English polymath (mathematician, philosopher, inventor and mechanical engineer)
- Originated the concept of a digital programmable computer



Charles Babbage (1791 – 1871)

- Difference engine: an automatic mechanical calculator designed to tabulate polynomial functions (eg. x^2 2x + 3) ...2,3,6,11,18.....)
- Analytical Engine: Incorporated an arithmetic logic unit, control flow in the form of conditional branching and loops, and integrated memory, making it the first design for a general-purpose computer (Turing Complete)





Ada Lovelace (1815-52)

- Was born Ada Byron, the daughter of Lord Byron.
- She was educated to be a mathematician because her mother worried she might turn out to be a poet like her father. (Poets were the 19th century punk rockers)
- Lovelace worked closely with Charles Babbage on the design of his 'analytical engine', a machine for performing mathematical calculations
- Regarded as the first computer programmer
 - The first to recognize that the machine had applications beyond pure calculation
 - Published the first algorithm intended to be carried out by such a machine
- Died aged 36, buried in Nottingham (next to her father)



						Data.								,	Working Variables.	- 1			Result V	ariables.	
Nature of Operation	Variables acted upon.	Variables receiving results.	Indication of change in the value on any Variable.	Statement of Results.	1V3 00 0 1	1V2 0 0 0 2	1V ₃ 0 0 0 4	°V4 00 00 0	°V4 0000	°V ₆ 0 0 0 0 0	°V7	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	°V, O o o o	°V ₁₀ ○ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	*V ₁₁ O O O O	°V ₁₂ O 0 0 0	•Y ₁₁	B, h a Osfensi Osferstion.	B, in a decimal O E	0.0	0 0 0 E
×		1V ₄ , 1V ₅ , 1V ₆	$ \left\{ \begin{array}{l} {}^{1}V_{2} = {}^{1}V_{2} \\ {}^{1}V_{3} = {}^{1}V_{3} \\ {}^{1}V_{4} = {}^{2}V_{4} \\ {}^{1}V_{1} = {}^{1}V_{1} \end{array} \right\} $	= 2 #	1	2	16	2 n 2 n - 1	2 п	2 n											
+	10000	2V.5	1V. =1V.	= 2 n + 1	1	***	***	***	2 n+1										o to		
	$^2V_4 + ^2V_4$	ıv ₁₁	\\ \begin{cases} \frac{2\V_4}{2\V_4} = \frac{0\V_4}{0\V_4} \end{cases}	$= \frac{2n-1}{2n+1} \dots \dots$	***	****	***	0	0	***	***		***	S. Pert	$\frac{2n-1}{2n+1}$	1000	of the state of the state of				
		2V ₁₁	\[\begin{cases} \begin{array}{c} \begin	= 7 . 9 . + 1		2	***		***	***				***	$\frac{1}{2} \cdot \frac{2n-1}{2n+1}$	175				1	
	0V13-2V11	1V13	VB=IVB	$= -\frac{1}{2} \cdot \frac{2n-1}{2n+1} = \Lambda_0$	Late	3440		***			***	***	100	***	0		$-\frac{1}{2}\cdot\frac{2n-1}{2n+1}-\Lambda_n$	-			
-	-	_	{ 'V ₃ = 'V ₃ }		1	***		***	***		***	***	***	n - 1							
	V ₀ + oV ₇	ıv,	$ \begin{cases} {}^{1}V_{2} = {}^{1}V_{2} \\ {}^{0}V_{7} = {}^{1}V_{7} \\ {}^{1}V_{6} = {}^{1}V_{6} \\ {}^{0}V_{11} = {}^{3}V_{11} \\ \end{cases} $	= 2 + 0 = 2 2 n	***	2	***	++2	(44)		2		100							reas	
3	IVa +IV7	эv _п	\[\begin{pmatrix} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$=\frac{2}{2}=\Lambda_1$	***		***	***	"""	2 n	2			***	$\frac{2n}{2} = \Lambda_1$			100			1
			$\begin{cases} {}^{1}V_{21} = {}^{1}V_{21} \\ {}^{3}V_{11} = {}^{3}V_{11} \end{cases}$ $\int {}^{1}V_{12} = {}^{0}V_{12} \downarrow$	$\begin{vmatrix} = B_1 \cdot \frac{2n}{2} = B_1 A_1 \cdot \dots \\ = -\frac{1}{2} \cdot \frac{2n-1}{2n+1} + B_1 \cdot \frac{2n}{2} \cdot \dots \end{vmatrix}$		***	***	***	***	***	***		***	***	$\frac{2n}{2} = \Lambda_1$	$B_1, \frac{2\pi}{2} = B_1 \Lambda_1$		В,	1	1	1
	1V 11V 11V	rv.	$\begin{cases} v_{12} = v_{12} \\ v_{13} = 2v_{13} \end{cases}$ $\begin{cases} v_{10} = 2v_{10} \\ v_{1} = v_{1} \end{cases}$	$= -\frac{1}{2} \cdot \frac{2n-1}{2n+1} + B_1 \cdot \frac{2n}{2} \dots$ = $n-2$ (= 2)		***	***	***	***	***	***	***	***			0	$\left\{ -\frac{1}{2} \cdot \frac{2n-1}{2n+1} + B_1 \cdot \frac{2n}{2} \right\}$	N. mari			
i							***		***	***	***	***	***	n - 2				-		-	L
		² V ₄	11v -1v	= 2n - 1 = $2 + 1 = 3$	13		***	***	-	2n-1	4										
		IV.	1 2Ve = 2Ve 1	$=\frac{2n-1}{3}$		***	***	***	***	2 n - 1	3	2n - 1					A Libert	1	225	-	
			$\begin{cases} {}^{2}V_{7} = {}^{2}V_{7} \\ {}^{1}V_{8} = {}^{0}V_{8} \\ {}^{3}V_{11} = {}^{4}V_{11} \end{cases}$	$=\frac{2n}{2}\cdot\frac{2n-1}{3}$				***	***			3		***	$2n \cdot 2n - 1$			-			
-	*V = 1V1	3Vg	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-21-2	1					2 n - 2		1			2. 3		Assessment of the last		ME	138	li
+	1V1 +2V2	ıv,	1V, =1V,	= 3 + 1 = 4	. 1			+++	***	***	4				[2n 2n-1 2u-2]		or return describe		erel a	1	l
			$\begin{cases} {}^{3}V_{6} = {}^{3}V_{6} \\ {}^{3}V_{7} = {}^{2}V_{7} \end{cases}$ $\begin{cases} {}^{1}V_{9} = {}^{9}V_{9} \end{cases}$	$=\frac{2\pi-2}{4}$						2 n - 2	4	***	$\frac{2n-9}{4}$	***	$\left\{ \frac{2n}{2}, \frac{2n-1}{3}, \frac{2n-2}{3} \right\}$		No. 10 10 10 10 10 10 10 10 10 10 10 10 10		-	77 77	1
		1700	4V11=4V11	$= \frac{2n}{2}, \frac{2n-1}{3}, \frac{2n-2}{4} = \Lambda_3$				***		***	***		0			-					
×	IV 23 X S V 1	OV 10	(0V 12 = 2V 12)	$= B_3 \cdot \frac{2^n}{2} \cdot \frac{2^n - 1}{3} \cdot \frac{2^n - 2}{3} = B_3 A$	1	-		***		***	***	***	***	***	0	B ₂ A ₂			Ba	100	1
+ -	PV 12+ PV 15	3V 10	$\begin{cases} {}^{2}V_{12} = {}^{6}V_{12} \\ {}^{2}V_{13} = {}^{3}V_{13} \\ {}^{2}V_{10} = {}^{3}V_{10} \end{cases}$	$= A_0 + B_1 A_1 + B_2 A_2 \dots$ $= v - 3 (= 1) \dots$	1					***				n - 3	·······	0	$\left\{A_3+B_1A_1+B_2A_3\right\}$	ann I			1
	1	1	[["" = ""]		1		1,000	1 020	lows a re	petition		1	1	1	ty-three.	1 165	1	000	-		1
+	*V13+0V.	J. V	\\ \\ \begin{align*} \(\V_{13} = 0 V_{13} \\ 0 V_{11} = 1 V_{13} \end{align*} \]	= B ₇		1	1	1	1	1	1	1	1	1			1	1	ļ	1	1
4	IV. + IV	J.v.	$\begin{cases} 1V_1 = 1V_1 \\ 1V_3 = 1V_3 \end{cases}$	by a Variable-card.	. 1		n+1			0	0	-			- Barrier				1		
-		1	1 4V = 0V a	by a Variable-card. by a Variable card.	1	100	1	1	1	1	1	1		1					1	1	1

```
from fractions import Fraction
     # my implementation of the algorithm
     def bernoulli():
       # results
       Bs = list()
9
       # start at n=1
10
       n = 1
11
       # calculate the sequence
12
       while True:
13
14
         # result = A0
         r = -Fraction(2 * n - 1, 2 * n + 1) / 2
15
16
17
         \# A1 = n
18
         A = n
         # for each B[k] already determined calculate the corresponding A[k]
20
         for (i, B) in enumerate(Bs):
21
          if i > 0:
            # multiply in the 2 additional terms
            j = 2 * i - 1
24
            A *= Fraction(2 * n - j, 2 + j)
26
            A *= Fraction(2 * n - j, 2 + j)
27
           # add A[k] * B[k] into the result
28
          r += A * B
29
30
         # the computed bernoulli number is -r
31
32
         # return the number
33
         vield B
         # add it to the result list
35
         Bs.append(B)
         # increase n
37
         n += 1
    # run N iterations of the algorithm
40
41
    # allow N to be specified as a command line argument
43
     import sys
     if len(sys.argv) > 1:
45
     N = int(sys.argv[1])
46
    k = 1 # ada's numbering (normal numbering is k + 1)
48 K = 2 * N + 1 # max k
    for r in bernoulli():
      print("B[{k}] = {r}".format(k=k, r=r))
51
      k += 2
52
      if k == K: break
```

$$egin{align} B_m^- &= \sum_{k=0}^m \sum_{v=0}^k (-1)^v inom{k}{v} rac{v^m}{k+1} \ B_m^+ &= \sum_{k=0}^m \sum_{v=0}^k (-1)^v inom{k}{v} rac{(v+1)^m}{k+1}. \end{align}$$

• (Python version)

 Probably true to say it was the first example of a complex program

Universality

Same hardware can run many different software programs

Theory



Alan Turing:
Universal Turing Machine

Practice



John Von Nuemann:
Stored Program Computer

Hilbert's Problems

- In 1900, David Hilbert, the German mathematician, proposed 23 problems in mathematics
 - Ten of them were presented at the Paris conference of the International Congress of Mathematicians
 - Complete list was published later
 - The most important problems in mathematics all unsolved at that time
- #2 Prove that the axioms of arithmetic are consistent
- Reframed in 1928:
- Is mathematics complete?
- 2. Is mathematics consistent?
- Is mathematics decidable?

Gödel's Incompleteness Theorems


- In 1931, Kurt Gödel, the Austrian mathematician, proposed the solutions to (1) and (2)
- Gödel's incompleteness theorems
- Is mathematics complete? (Can derive every formula that is true)
 - If the system is consistent, it cannot be complete there will always be statements that are true but not provable
- Is mathematics consistent? (Does not contain any internal contradictions)
 - The consistency of the axioms cannot be proven within the system (a system cannot demonstrate its own consistency)

Entscheidungsproblem

- Is mathematics decidable? now known as the entscheidungsproblem (German for "decision problem")
- Is there a general algorithm to determine whether a mathematical conjecture is true or false?
- Church & Turing (independently, 1935-1937)
 - Showed the "decision problem" is unsolvable
 - Turing proved this by imagining a "Universal Machine"
 - This result is now known as Church's Theorem or the Church-Turing Theorem


Turing Machine

- Theoretical machine (imaginary / pencil and paper)
- Infinite tape separated into positions (squares)
- Each position can contain a symbol or be blank
- Tape head points to current position
 - Can read symbol
 - Can alter symbol / move following a rule
 - The set of "rules" is a "program"
- Given some input the Machine will halt (or not) in a particular state
- Used to show the decision problem can't be solved
 - E.g., the "halting problem"



Turing Machine

- The tape may serve as:
- 1. The input device (the input string is assumed to be on the tape initially)
- 2. The memory available for use during the computation
- 3. The output device (the output, if it is relevant, is the string of symbols left on the tape at the end of the computation
- A Turing machine will have two halt states, one denoting acceptance and the other rejection
- If a TM decides to accept or reject the input string, it stops. But it might not decide to do this, and so it might continue **moving forever**



The Halting Problem

- Determine, from a description of an arbitrary program and input, whether the program will finish running (halt) or continue to run forever (not halt)
- Turing 1936: a general algorithm to solve the Halting Problem for all possible programinput pairs cannot exist
- Key part of proof: mathematical definition of computer and program (Turing Machines)
- The Halting problem is undecidable over Turing Machines

Genius of Turing

- TM is a fantastic abstract idea to solve a difficult abstract problem
- So, a small group of pure mathematicians (logicians) were very impressed...
- But who else cares? Or even understands?
- In 1936: not many people!
- In fact, it was possible that Turing's ideas would be lost in the pages of a pure mathematics journal for many years
- Until...

World War II

- In 1939, the WW2 began
- It involved the vast majority of the world's countries—including all of the great powers
- Majority of world's population directly affected
- Estimated that more than 50 million killed during WW2
- Main instigators:
 - Germany in Europe (with their allies, e.g., Italy)
 - Japan in Pacific region

1940


- The situation:
- Europe in hands of Germany (and their allies)
- Britain looking likely to fall next
 - "Battle of Britain" (1963 British planes against 4074 German planes)
- Japan dominating Pacific region
 - (China, Korea, Malaysia, Singapore, Vietnam, Thailand, Indonesia, etc...)
- USA, USSR (Russia) not yet involved
 - And do not want to get involved!

The Secret War

- While battle raged in the open a "secret" war was being fought
- Military messages are sent encrypted
- If messages can be deciphered, possible to know what the enemy is planning
- British (and their allies) goal: To decrypt German (and Japanese) code
- How hard can it be?

Enigma Machine


- To encrypt German messages
- "Unbreakable"
- 158 x10¹⁸ (158 million million million) settings!
- Settings changed every day!
- Japan had something similar
 - Purple machine, based on Enigma



Breaking Enigma


- Bletchley Park was the central site for British codebreakers during WW2
- Teams of people (thousands):
 - Capturing German messages
 - Attempting to decrypt messages
- Top secret
 - Nobody knows this is happening
- Difficult problem. Struggling to succeed
- Turing and others (this was not done alone, despite what movies may say) built a machine to break the enigma code
 - Using abstract concepts from his Universal machine

Breaking Enigma



Breaking Enigma

- Breaking the "unbreakable" code
- Success! Enigma was broken
 - Japanese codes also broken
- Estimated shortening of war by 2 years
- Estimated 14-21 million lives saved!
- Outcome:
 - The first "computer"
 - An actual, physical computing device



Computer Science Born

- After the war ended (1945), computers began to be built and studied in universities
- Although the effort in Bletchley Park was secret
 - People who worked on breaking Enigma had learned a lot about how to build computing machines
 - They developed this knowledge at universities
 - Turing went to Manchester University, England, UK

Turing Test

- Turing had lots of visionary ideas
- Considered computer "intelligence"
 - One of the pioneers of Artificial Intelligence (AI)
- How to decide whether a computer is intelligent
 the Turing Test
 - Identify whether you are talking to a computer or a person?
- One of the most important people in the history of computer science
- https://www.youtube.com/watch?v=yv_8dx7g-WA



John Von Neumann


Von Neumann

- Mathematics (foundations of mathematics, functional analysis, ergodic theory, group theory, representation theory, operator algebras, geometry, topology, and numerical analysis)
- Physics (quantum mechanics, hydrodynamics, and quantum statistical mechanics),
- Economics (game theory)
- Computing (Von Neumann architecture, linear programming, self-replicating machines, stochastic computing)
- Statistics



Von Neumann Architecture

- Von Neumann Architecture, 1945 (von Neumann model or Princeton architecture):
 - A processing unit that contains an arithmetic logic unit and processor registers
 - A control unit that contains an instruction register and program counter
 - Memory that stores data and instructions
 - External mass storage
 - Input and output mechanisms
- The term "von Neumann architecture"
 has evolved to mean any stored-program
 computer in which an instruction fetch
 and a data operation cannot occur at the
 same time



Summary

- Program Execution
 - PC
 - Fetch-Decode-Execute
- Cache
- Hack Computer
 - Instruction memory (ROM)
 - Data memory (RAM)
- CS Pioneers
 - Turing
 - Neumann