{"payload":{"header_redesign_enabled":false,"results":[{"id":"586332604","archived":false,"color":"#DAE1C2","followers":2,"has_funding_file":false,"hl_name":"CompuSAR/simple_ddr_ctrl","hl_trunc_description":"A (very) simple DDR3 controller for FPGAs","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":586332604,"name":"simple_ddr_ctrl","owner_id":87147984,"owner_login":"CompuSAR","updated_at":"2023-04-19T18:12:28.556Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":119,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ACompuSAR%252Fsimple_ddr_ctrl%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/CompuSAR/simple_ddr_ctrl/star":{"post":"BUSlfyvJsjDlPyMTFnQDQJoCVbIJ3v_no6kgjiS02Ivo-zZR5QEFS05FQ54F8uG8n_HWmyEHS6Divus_Fh1-Ug"},"/CompuSAR/simple_ddr_ctrl/unstar":{"post":"YNYCp4KE2BlY1zp6VSCFMrjwxYtNM-oHO2uRHjRFD-sz-dB7qgUe0LHIFRiXGkjzw9bzkSZfcPSZZZtjnp8VAA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7GGpc3B3hIiJZmqfeaE1T6Gv-Zz3VA9MzHnAQunnIexostCWKugzqvlP96lenVfNoLFg8aFsD6i4khGYI6rH0A"}}},"title":"Repository search results"}