

Amplifier Optimization

Application of Simulated Annealing to Circuit Design

CONRAD JENSEN

Math 4630

Contents

1	Description	2
1.1	Solution to "Brute Force Engineering"	2
1.2	Algorithm	3
1.3	Optimization Problem	5
1.3.1	Variables	5
1.3.2	Objective Function	5
1.3.3	Constraints	6
1.4	Program Efficacy	7
1.4.1	Best Result Further Analysis	7
1.4.2	Improvements	7
1.4.3	Iteration Speed	8
2	User Manual	9
2.1	Installation	9
2.2	Interface	9
3	Results	11
3.1	Sample Run	11
4	Source Code	13
4.1	main.py	13
4.2	simulated_annealing.py	15
4.3	circuit_analysis.py	17
4.4	subcircuit_def.py	20
4.5	helper_funcs.py	23
4.6	graphing.py	25

1 Description

1.1 Solution to "Brute Force Engineering"




Figure 1: Top Level Design




Figure 2: Optimized Amplifier Circuit

Electrical engineers have developed powerful design patterns that allow for confident decision making on a circuit's structure. Common design equations will produce a working, but in no way optimized, circuit. Optimizing a circuit by hand proves difficult due to the high dimensionality, unexpected interactions, and tedious analysis. In my experience this has lead to brute force trial and error instead of informed decision making.

Electronics II students are charged with designing an amplifier circuit to meet bandwidth and gain specifications within certain constraints. A program using simulated annealing is able to generate an design (Figure 2) that exceeds requirements where humans have failed. This program is written in Python and uses PySpice to simulate circuits in NgSpice.

1.2 Algorithm

Algorithm 1 Simulated Annealing [1]

```
1: function SIMULATED-ANNEALING( $T, s_0, kMax, \sigma$ )
2:    $s \leftarrow s_0$ 
3:    $e \leftarrow -\text{goodness}(s)$ 
4:    $sbest \leftarrow s$ 
5:    $ebest \leftarrow e$ 
6:    $b \leftarrow T^{-2 \div kMax}$ 
7:    $k \leftarrow 0$ 
8:   while  $k < kMax$  do
9:      $T \leftarrow \text{temperature}(T, b)$ 
10:     $snew \leftarrow \text{neighbour}(s, \sigma)$ 
11:     $enew \leftarrow -\text{goodness}(s)$ 
12:    if  $P(e, enew, T) > \text{random}(0, 1)$  then
13:       $s \leftarrow snew; e \leftarrow enew$ 
14:    if  $enew < ebest$  then
15:       $sbest \leftarrow snew; ebest \leftarrow enew$ 
16:     $k \leftarrow k + 1$ 
17:  return  $sbest$ 
```

Algorithm 1 is a common implementation of simulated annealing. In this case it takes four parameters: T , the initial temperature, s_0 , the beginning state of the circuit, $kMax$, the number of iterations to run, and σ the standard deviation used to find neighbouring states. Energies are generally negative to conform with finding the lowest energy state. If $T = 0$ is input, simulated annealing behaves as a greedy random walk.

Algorithm 2 Annealing Schedule [1]

```
1: function TEMPERATURE( $T, b$ )
2:  return  $T \cdot b$ 
```

The annealing or cooling schedule determines how temperature decreases over time. In this case a geometric schedule is used.

Algorithm 3 Generate Random Neighbour

```
1: function NEIGHBOUR( $s, \sigma$ )
2:    $snew \leftarrow s$ 
3:   for all  $snew_i \in snew$  do
4:      $snew_i \leftarrow snew_i + \text{normal}(\mu = 0, \sigma)$  discrete steps
5:   return  $snew$ 
```

Simulated annealing does not specify how to generate neighbouring states so the simplest approach is used. The state of the circuit is a set of resistances which take discrete values (see Figure 3). Each resistor is changed a discrete number of steps determined by a normal distribution centered at zero.

Algorithm 4 Probability of Accepting Higher Energy State [1]

```
1: function P( $e, enew, T$ )
2:   if  $enew < e$  then
3:     return 1
4:   return  $(1 + \exp(100(1 - enew \div e) \div T))^{-1}$ 
```

For a simulated annealing algorithm there are many approaches to calculating the probability of accepting a worse state. A normalized inverse exponential is used for its consistency across a range of energies. This method yields a 50% chance to accept an infinitesimally worse state with temperature moderating how the probability rolls off.

The objective function (see Algorithm 5) determines the goodness of an amplifier circuit state by finding the operational bandwidth while factoring in penalties for not meeting the design specifications (see Section 1.3.3).

1.3 Optimization Problem

1.3.1 Variables

Design Variables

Cascode 1	Cascode 2	Output Stage	Feedback
R_{B1}	R_{B1}		
R_{B2}	R_{B2}		
R_{B3}	R_{B3}		
R_C	R_C		
$R_{E,deg}$	$R_{E,deg}$		
R_E	R_E	R_E	R_F

The design variables above represent full freedom over all factors that affect gain and bandwidth without changing the nature of the amplifier's pattern. The R_B 's and R_E set the bias point which affects quiescent current through the transistors which changes their transconductance. The gain of cascodes are strongly influenced by transconductance, R_C , and $R_{E,deg}$. R_F controls the negative feedback, which modulates the overall gain of the amplifier. The output stage's R_E also has a strong influence on the gain as it the final stage so a large overall increase can be achieved by a small local gain ($\sim 20\%$). See Figure 2 for each resistor's location in the amplifier circuit.

1.3.2 Objective Function

Algorithm 5 Bandwidth Scoring

```

1: function CALCULATE-GOODNESS(resistor values)
2:   for all extremes of transistor tolerance do
3:     map of (freq : gain), current draw  $\leftarrow$  simulate circuit(resistor values, transistor)
4:     if current draw > 12 mA then
5:       goodness  $\leftarrow$  0
6:       break
7:     else if current draw > 10 mA then
8:       punish  $\leftarrow$  max(0, 1 - (current draw - 10mA)2  $\div$  10mA)
9:     else
10:      punish  $\leftarrow$  1
11:    DC  $\leftarrow$  gain [freq = 0]
12:    bandwidth  $\leftarrow$  find first freq where gain [freq]  $\notin$   $DC \pm 1.5\text{dB}$ 
13:    badness  $\leftarrow$  mean-square-distance(gain [freq], 1000  $\pm$  1.5dB)  $\forall$  freq  $\in$  [0, 7.2MHz]
14:    goodness  $\leftarrow$  min(goodness, punish  $\cdot$  bandwidth  $\div$  max(badness, 1))
15:  return goodness

```

1.3.3 Constraints

Design Variables

2% Standard Values (EIA E48)											
Decade multiples are available from 10 Ω through 22 M Ω											
10.0	10.5	11.0	11.5	12.1	12.7	13.3	14.0	14.7	15.4	16.2	16.9
17.8	18.7	19.6	20.5	21.5	22.6	23.7	24.9	26.1	27.4	28.7	30.1
31.6	33.2	34.8	36.5	38.3	40.2	42.2	44.2	46.4	48.7	51.1	53.6
56.2	59.0	61.9	64.9	68.1	71.5	75.0	78.7	82.5	86.6	90.9	95.3

Figure 3: Resistor are only commercially available in discrete values.

The original Electronics II project required the use of only commercially available 2% tolerance resistor values. To keep with the spirit of the project and add complexity, the same requirements are imposed on this optimization problem.

Objective Function

The design specifications for the Electronics II project stipulated a max current draw of 12mA and a 60 ± 1.5 dB bandwidth of > 7.2 MHz. To allow the program to start in bad state and work towards these requirements a penalty function is implemented for each constraint as seen in Algorithm 5. On line 8, current above 10mA is punished with a quadratic function. On line 13, the mean square distance of the gain from the desired gain is used to penalize the goodness. These functions allow simulated annealing to search over hills by providing nonzero goodness values to circuits outside specifications.

References

- [1] Heikki Orsila, Erno Salminen, and Timo D. Hämäläinen. “Best Practices for Simulated Annealing in Multiprocessor Task Distribution Problems”. In: 2008.

1.4 Program Efficacy

1.4.1 Best Result Further Analysis




Figure 4: Bode plot of optimized circuit at different transistor β 's including phase.

A more sophisticated analysis of the best result from the optimization program (not sample run) compared to my original Electronics II project submission shows how beneficial even simplistic optimization can be. I spent about equal time working on each result.

60 \pm 1.5 dB bandwidth:

- Goal: 500 kHz to 7.2 MHz
- Greedy Random Walk: 18 kHz to **10.8 MHz**
- Human: 15.3 kHz to 6.0 MHz

Idle max power:

- Goal: < 108 mW
- Greedy Random Walk: 95 mW
- Human: 79 mW

1.4.2 Improvements

Simulated annealing is not well suited to this application as the search space is not fractal or particularly hilly. Design equations can likely place your starting state within a convex region where more sophisticated algorithms excel. However accessing the derivative information is difficult & the design variables are discrete so options are limited.

1.4.3 Iteration Speed




Figure 5: Run time profile of program. $O(n^2)$ run time complexity in the `getWorkingRange` method proved extremely detrimental to performance.




Figure 6: Simulation.py took 80% of the runtime. Since NgSpice is optimized, this result is acceptable. This results in ~ 60 simulations per second.

2 User Manual

2.1 Installation

Windows

1. Install Python 3.10
2. Download project from GitHub
3. (optional) Create a virtual environment
4. Open terminal, CD to project folder
5. Run

```
pip install -r requirements.txt
pyspice-post-installation --install-ngspice-dll
```

If these steps do not work please consult <https://pyspice.fabrice-salvaire.fr/releases/v1.5/installation.html>.

2.2 Interface

If installed correctly running main.py should prompt you in the terminal to enter the optimization parameters. The prompts are as follows:

1. **Default Behavior?** ~5min (y/n) starts optimizing with default parameters
2. **Verbose?** (y/n) prints run time progress updates
3. **Random Starting Point?** (y/n) generates a worse starting point
4. **(y) Check transistor tolerances or (n) assume nominal** (y/n) Simulates transistors with high & low β 's instead of just nominal
5. **Neighbor Standard Deviation (recommend <1)** sets standard deviation for normal distribution that picks neighbouring states

Simulated Annealing

6. **Num steps per walk** number of iterations for each simulated annealing round/walk
7. **Num walks** number of times to run simulated annealing with the same starting conditions
8. **Starting Temperature (recommend <30)** higher temperatures allow worse states to be accepted more often

Greedy Random Walk

9. **Num steps** number of iterations for the greedy random walk

3 Results

3.1 Sample Run

Parameters

Neighbour σ : 0.2

SA Steps: 20,000, SA Walks: 1, Temperature: 30

GRW Steps: 20,000

Check Transistor Tolerance: True

Sample Run Results

Method	BW (MHz)	Gain (V/V)	Current (mA)	Run Time (s)
Goal	>7.20	~1000	<12	N/A
Start	0.917	880	9.6	N/A
Simulated Annealing	6.97	1150	11.0	808
Greedy Random Walk	7.65	1150	11.4	922

Cascode 1

Resistor	Start (Ω)	Best (Ω)
R_{B1}	100000	105000
R_{B2}	12100	10000
R_{B3}	21500	23700
R_C	3010	2050
$R_{E,deg}$	19.6	18.7
R_E	237	147

Cascode 2

Resistor	Start (Ω)	Best (Ω)
R_{B1}	59000	56200
R_{B2}	10500	12700
R_{B3}	18700	20500
R_C	1620	1620
$R_{E,deg}$	11.0	11.0
R_E	383	332

Feedback & Output Stage

Resistor	Start (Ω)	Best (Ω)
R_F	30100	31600
R_E	133	133

See Figure 2 for each resistor's location in the amplifier circuit.




Figure 7: Example Bode plot comparing results of simulated annealing vs a greedy random walk. Two horizontal blue lines show the range of acceptable gain.




Figure 8: Scatter plot showing how each walk evolves over time. The first 20k iterations are one simulated annealing walk. The second 20k iterations are a greedy random walk.

4 Source Code

4.1 main.py

```
1 # PySpice imports
2
3 import PySpice.Logging.Logging as Logging
4 logger = Logging.setup_logging()
5 from PySpice.Spice.Netlist import Circuit, SubCircuitFactory
6 from PySpice.Unit import *
7
8 #####
9 # other libraries
10
11 from tqdm import tqdm
12 import csv
13 import atexit
14 import time
15
16 #####
17 # project files
18
19 from subcircuit_def import SubCircuitDictionaries
20 from circuit_analysis import *
21 from graphing import *
22 from simulated_annealing import run_walk, neighbour, free_vars
23 from helper_funcs import single
24
25 #####
26 # data recording
27
28 sbest_list = []
29 ebest_list = []
30
31 def capture_data():
32     with open('data.csv', mode='w') as data:
33         data = csv.writer(data, delimiter=',', quotechar='"', quoting=csv.
34             QUOTE_MINIMAL)
35
36         for e, s in zip(ebest_list, sbest_list):
37             data.writerow([-e,s])
38
39 atexit.register(capture_data)
40
41 if __name__ == "__main__":
42
43     trans = {} # holds the transistor tolerances to be tested
44     if single.dBeta: # tests high and low beta
45         trans = {"LO" : "ZTX107-LO", "HI" : "ZTX107-HI"}
46     else: # nominal case
47         trans = {"NOM" : "ZTX107-NOM"}
48
49     # stores the starting configuration of the circuit
50     sub_dicts = SubCircuitDictionaries()
51     fb_dict = sub_dicts.get_feedbackamp_dict(trans)
52
53     # randomizes the starting configuration within bounds
54     # very bad starts tend to get stuck
```

```

54 # practically designing a semi functional circuit is trivial
55 # given more time I would add design equations to calculate a default
state
56 if single.isRand:
57     temp = neighbour(fb_dict, free_vars, 10)
58     gain_start = CircuitAnalyzer(temp).DC_gain
59     while(gain_start > 944 or gain_start < 400): # bounds
60         temp = neighbour(fb_dict, free_vars, 10)
61         gain_start = CircuitAnalyzer(temp).DC_gain
62     fb_dict = temp
63
64 # grabs parameters from user's input
65 v = single.isVerbose
66 kMax = single.kAnnealing
67 numWalk = single.nWalk
68 Tinit = single.T
69
70 # begins timing
71 startSA = time.time()
72 if v: # run conditions for verbose mode
73     if single.isRand and single.isVerbose:
74         make_bode_plot(CircuitAnalyzer(fb_dict).get_AC_analysis())
75     print("Running Simulated Annealing in Verbose Mode...")
76     for i in range(numWalk):
77         print(f"Walk #{i+1}...")
78         # run_walk computes one round of simulated annealing
79         sbest, ebest = run_walk(T=Tinit, kMax=kMax, s_0=fb_dict)
80         sbest_list.append(sbest)
81         ebest_list.append(ebest)
82 else: # non verbose
83     print("Running Simulated Annealing...")
84     with tqdm(total=kMax*numWalk) as pbar:
85         for i in range(numWalk):
86             # run_walk computes one round of simulated annealing
87             sbest, ebest = run_walk(T=Tinit, kMax=kMax, s_0=fb_dict,
pbar=pbar)
88             sbest_list.append(sbest)
89             ebest_list.append(ebest)
90 # ends timer
91 endSA = time.time()
92
93 if v:
94     print(f'Simulated Annealing Ebest: {min(ebest_list):0.2E}')
95     print()
96
97 # this run_walk is a greedy walk, i.e. SA with T = 0
98 sbest = None
99 ebest = None
100 if v: # run conditions for verbose mode
101     print("Running Greedy Walk in Verbose Mode...")
102     sbest, ebest = run_walk(T=0, kMax=single.kGreedy, s_0=fb_dict)
103 else: # non verbose
104     print("Running Greedy Walk...")
105     with tqdm(total=kMax*numWalk) as pbar:
106         sbest, ebest = run_walk(T=0, kMax=single.kGreedy, s_0=fb_dict,
pbar=pbar)
107 endGRW = time.time()
108
109 # reanalyses the start, SA best, and GRW best for comparison

```

```

110     sGRW_analyser = CircuitAnalyzer(sbest)
111     sSA_analyser = CircuitAnalyzer(sbest_list[np.argmin(ebest_list)])
112     sstart_analyser = CircuitAnalyzer(fb_dict)
113
114     # large printout
115     print()
116     print(f"          Neighbour SD: {single.sigma:.2}")
117     print(f"          SA Steps: {kMax}, SA Walks: {numWalk}, Temp: {single.
T}")
118     print(f"          GRW Steps: {single.kGreedy}")
119     print(f"          Check Trans Tol: {single.dBeta}")
120     print()
121     print(f"          Goal: BW:>{7.2*10**6:.2E}, Gain:~{1000:.2E},
Current:<{0.012:.2E}")
122     print(f"          Start: BW: {sstart_analyser.BW:.2E}, Gain: {
sstart_analyser.DC_gain:.2E}, Current: {sstart_analyser.OP_current:.2E}"
)
123     print(f"Simulated Annealing: BW: {sSA_analyser.BW:.2E}, Gain: {
sSA_analyser.DC_gain:.2E}, Current: {sSA_analyser.OP_current:.2E}, Time:
{round(endSA - startSA)}s")
124     print(f"Greedy Random Walk: BW: {sGRW_analyser.BW:.2E}, Gain: {
sGRW_analyser.DC_gain:.2E}, Current: {sGRW_analyser.OP_current:.2E},
Time: {round(endGRW - endSA)}s")
125
126     # making pretty plots
127     make_bode_plot_from_list([sstart_analyser.get_AC_analysis(),
sSA_analyser.get_AC_analysis(), sGRW_analyser.get_AC_analysis()])
128
129     plt.scatter([i for i in range(len(mega_goodness))],mega_goodness)
130     plt.xlabel("Iteration #")
131     plt.ylabel("Goodness")
132     plt.title("Goodness vs Cummulative Iteration #")
133     plt.show()
134
135     # adds GRW to list so it can be saved when program exits
136     sbest_list.append(sbest)
137     ebest_list.append(ebest)

```

4.2 simulated_annealing.py

```

1 import numpy as np
2 from PySpice.Unit import *
3 from circuit_analysis import *
4 from tqdm import tqdm
5 from helper_funcs import single
6
7 # annealing schedule
8 def temperature(T, b):
9     return T*b
10
11 # acceptance function
12 def P(E_past, E_new, T):
13     if(E_new >= -1): # rejects bad energies
14         return False
15     ratio = E_new/E_past
16     if ratio >= 1: # if E_new is better
17         return True
18     if T != 0 and 4 > 100*(1-ratio)/T: # throws out below 2% chance
19         return 1/(1 + np.exp(100*(1-ratio)/T)) > np.random.random()

```



```

20     else:
21         return False
22
23 # specify design variables
24 free_vars = ['RF', 'cascode1', 'cascode2', 'outStage']
25 free_vars_dict = {
26     'cascode1' : ['RB1', 'RB2', 'RB3', 'RC', 'RE_deg', 'RE'],
27     'cascode2' : ['RB1', 'RB2', 'RB3', 'RC', 'RE_deg', 'RE'],
28     'outStage' : ['RE']
29 }
30
31 # generates a random state near "s"
32 def neighbour(s, free_vars, sd):
33     s_new = s.copy()
34     for key in free_vars:
35         if type(s[key]) == dict: # recursion to handle sub circuits
36             s_new[key] = neighbour(s[key], free_vars=free_vars_dict[key], sd
=sd)
37         else: # moves each component of the state by a random number of
discrete steps
38             s_new[key] = iter_resistor(s[key], round(np.random.normal(0,sd))
)
39     return s_new
40
41 # smallest valid 2% resistor values
42 valid_res = [10.0, 10.5, 11.0, 11.5, 12.1, 12.7, 13.3, 14.0, 14.7, 15.4,
16.2, 16.9, 17.8, 18.7, 19.6, 20.5, 21.5, 22.6, 23.7, 24.9, 26.1, 27.4,
28.7, 30.1, 31.6, 33.2, 34.8, 36.5, 38.3, 40.2, 42.2, 44.2, 46.4, 48.7,
51.1, 53.6, 56.2, 59.0, 61.9, 64.9, 68.1, 71.5, 75.0, 78.7, 82.5, 86.6,
90.9, 95.3]
43 len_valid_res = len(valid_res)
44
45 # changes the resistor value by a given number of steps up or down
46 def iter_resistor(R,n):
47     if n == 0: # no change
48         return R
49
50     # extract order of magnitude
51     OOM = np.floor(np.log10(R))
52
53     # find resistor's index in valid_res
54     i = valid_res.index(float(str(float(round(R,3))).replace('.', ''))[0:3])
/10)
55
56     while i + n >= len_valid_res: # allows overflow wrapping
57         OOM += 1
58         n -= len_valid_res
59     while i + n <= -len_valid_res: # allows underflow wrapping
60         OOM -= 1
61         n += len_valid_res
62
63     # calculates the new resistor
64     return_val = valid_res[i + n]*10**(OOM-1)
65
66     if return_val < 10: # bounds on allowed resistor values
67         return 10
68     elif return_val > 22*10**6:
69         return 21.5*10**6
70     else:

```

```

71         return return_val
72
73 # runs a simulated annealing walk
74 def run_walk(T : float, kMax : int, s_0 : dict, pbar=0):
75     s = s_0.copy()
76     sbest = s.copy()
77     e = -CircuitAnalyzer(s).goodness
78     ebest = e
79     if T != 0: # accounts for zero temp (greedy random)
80         b = T**(-2/kMax)
81     else:
82         b = 0
83
84     for i in range(kMax):
85         # annealing schedule
86         T = temperature(T, b=b)
87         # generates a nearby state
88         snew = neighbour(s=s, free_vars=free_vars, sd=single.sigma)
89         try: # simulates the circuit and calculates goodness
90             enew = -CircuitAnalyzer(snew).goodness
91         except: # catches errors in NgSpice
92             print(f"Something went wrong with: {snew}")
93             enew = 0
94
95         if P(e, enew, T): # acceptance
96             s = snew.copy()
97             e = enew
98
99         if enew < ebest: # records best
100             sbest = snew.copy()
101             ebest = enew
102
103         if single.isVerbose and i%100 == 0: # verbose printing
104             print(f"{round(i/kMax*100)}% Complete")
105             print(f"Current Energy: {e:.2E}")
106             print(f"    New Energy: {enew:.2E}")
107             print()
108
109         if not single.isVerbose: # non verbose output
110             pbar.update()
111
112     return sbest, ebest

```

4.3 circuit_analysis.py

```

1 import numpy as np
2
3 #####
4
5 from PySpice.Spice.Netlist import Circuit
6 from PySpice.Spice.NgSpice.Simulation import NgSpiceSharedCircuitSimulator
7 from PySpice.Unit import *
8
9 #####
10
11 from subcircuit_def import *
12
13 # records every valid goodness value
14 mega_goodness = []

```

```

15
16 # grabs the transistor paths
17 dicts = SubCircuitDictionaries()
18 trans_dict = dicts.get_trans_dict()
19
20 # takes in a circuit definition (state) and calculates goodness
21 class CircuitAnalyzer:
22     def __init__(self, curr_dict : dict[str, float | dict[str, str]]) -> None
23     :
24         self.curr_dict = curr_dict
25         # PySpice circuit from input dictionary
26         self.circuits = self.__make_circuit()
27         # creates simulators for each transistor tolerance
28         self.simulators = self.__make_simulator()
29         # DC simulation of circuit
30         self.__DC_analyses = self.__make_DC_analysis()
31         # extracts the operating current
32         self.OP_current = self.__get_OP_current()
33         # calculates punishment for current usage
34         self.OP_current_goodness = max(min(1, 1 if self.OP_current <= 0.01
35         else 1-(100*(self.OP_current-0.01)**2), 0.001)
36         if (self.OP_current_goodness > 0.5): # rejects high current circuits
37             # AC simulation
38             self.__AC_analyses = self.__make_AC_analysis()
39             self.frequencies = dict()
40             self.gains = dict()
41             # grabs the frequency and gain data from the analysis
42             for key, value in self.__AC_analyses.items():
43                 self.frequencies[key] = value.frequency
44                 self.gains[key] = np.absolute(value.AC_out)
45             # calculates & punishes the bandwidth
46             self.BW, self.DC_gain, self.key_min = self.__get_BW()
47             # calculates goodness (higher better)
48             self.goodness = self.__get_goodness()
49             # records valid goodness
50             mega_goodness.append(self.goodness)
51         else: # rejected circuit
52             self.BW = 0
53             self.DC_gain = 0
54             self.goodness = -1
55
56 # creates the circuit using the PySpice environment
57 def __make_circuit(self) -> dict[str, Circuit]:
58     circuits = {}
59     for key, value in self.curr_dict['trans'].items(): # type: ignore
60         circuit = get_base_circuit()
61         circuit.SinusoidalVoltageSource('AC_voltage', 'ac_in', circuit.
62         gnd, amplitude=1@u_V)
63         circuit.R('RAC', 'ac_in', 'in_node', 1500@u_Ohm)
64         circuit.include(trans_dict[value])
65         circuit.subcircuit(FeedBackAmp(self.curr_dict, value))
66         circuit.X('fbamp1', 'feedbackamp', 'Vcc', circuit.gnd, 'in_node', '
67         out')
68         circuits[key] = circuit
69     return circuits
70
71 # creates simulator objects for each transistor tolerance
72 def __make_simulator(self, temperature = 25) -> dict[str,
73 NgSpiceSharedCircuitSimulator]:

```

```

69         simulators = dict()
70         for key, value in self.circuits.items():
71             temp = value.simulator(temperature=temperature,
nominal_temperature=temperature)
72             temp.save(["AC_out", "i(vvdc)"])
73             simulators[key] = temp
74         return simulators
75
76     # calculates DC operating point of the circuit
77     def __make_DC_analysis(self) -> dict:
78         DC_analyses = dict()
79         for key, value in self.simulators.items():
80             DC_analyses[key] = value.operating_point()
81         return DC_analyses
82
83     # returns the max current draw of all the transistor tolerances
84     def __get_OP_current(self) -> float:
85         return max(max([abs(float(np.absolute(x[0]))) for x in DC_analysis.
branches.values()]) for DC_analysis in self.__DC_analyses.values())
86
87     # simulates the circuit between a range of frequencies on a log scale
88     def __make_AC_analysis(self) -> dict:
89         AC_analyses = dict()
90         for key, value in self.simulators.items():
91             AC_analyses[key] = value.ac(start_frequency=1@u_kHz,
stop_frequency=100@u_MHz, number_of_points=50, variation='dec')
92         return AC_analyses
93
94     # calculates the 1.5dB bandwidth and punishes bandwidth for being out of
the desired gain range
95     def __get_BW(self) -> tuple[float, float, str]:
96         BW_min = None
97         DC_gain_min = None
98         key_min = ""
99         for key, freq in self.frequencies.items():
100             DC_gain_curr = self.gains[key][0].value
101             if DC_gain_curr > 100: # only check minimum operational
amplifiers
102                 index_3dB = None
103                 for i, x in enumerate(self.gains[key]):
104                     if x.value > 1188.5 or x.value < 944: # finds the
60+-1.5dB BW
105                         index_3dB = i
106                         break
107                 if index_3dB > 1: # if its valid, approximates the exact
value
108                     currBW = self.__lin_approx(freq[index_3dB].value, self.
gains[key][index_3dB], freq[index_3dB-1].value, self.gains[key][index_3dB
-1], DC_gain_curr*0.944)
109                 else: # invalid -> needs to be punished
110                     if index_3dB == 0:
111                         for i, x in enumerate(self.gains[key]):
112                             # finds 1.5dB bandwidth
113                             if x.value <= DC_gain_curr*0.944 or x.value >=
DC_gain_curr/0.944:
114                                 index_3dB = i
115                                 break
116                             # approximates exact value
117                             currBW = self.__lin_approx(freq[index_3dB].value,

```

```

self.gains[key][index_3dB], freq[index_3dB-1].value, self.gains[key][
index_3dB-1], DC_gain_curr*0.944)
118         i = 0
119         adj = 0
120         # punishes bandwidth based on mean square distance
from desired gain
121         while(freq[i].value < 7.2*10**6):
122             adj += min((self.gains[key][i].value - 1188.5)
**2, (self.gains[key][i].value - 944)**2)
123             i += 1
124             currBW /= np.sqrt(adj)/i
125             # boot strapping and takes lower of BWs
126             if index_3dB != None and currBW != None and (BW_min == None
or currBW < BW_min):
127                 BW_min = currBW
128                 DC_gain_min = DC_gain_curr
129                 key_min = key
130             return (lambda: (BW_min, DC_gain_min, key_min), lambda: (0,0,self.
curr_dict['trans'][list(self.curr_dict['trans'].keys())[0]]))[BW_min ==
None]()

131
132 # simple linear approximation
133 def __lin_approx(self, x1, y1, x2, y2, y_target):
134     return (y_target-y1)*(x2-x1)/(y2-y1) + x1
135
136 # unused
137 def __get_GBWP(self) -> float:
138     return self.BW*self.DC_gain
139
140 # calculates goodness
141 def __get_goodness(self) -> float:
142     goodness = self.BW*self.OP_current_goodness
143     if goodness > 0:
144         return goodness
145     else:
146         return 0
147
148 # returns analysis for worst case of transistor tolerance
149 def get_AC_analysis(self):
150     return self.__AC_analyses[self.key_min]

```

4.4 subcircuit_def.py

```

1 from PySpice.Spice.Netlist import SubCircuitFactory, Circuit
2 from PySpice.Unit import *
3
4 #####
5
6 class SubCircuitDictionaries:
7     def __init__(self) -> None:
8         pass
9
10    def get_trans_dict(self) -> dict: # path to transistor models
11        return {
12            "2N2222A" : "library/2N2222A.lib",
13            "ZTX107-HI" : "library/ZTX107-HI.lib",
14            "ZTX107-NOM" : "library/ZTX107-NOM.lib",
15            "ZTX107-LO" : "library/ZTX107-LO.lib"
16        }

```

```

17
18 # resistors in ohms
19 # capacitors in micro farads
20 # default starting state for each resistor
21 def get_cascode1_dict(self) -> dict[str, float | dict[str, str]]:
22     return {
23         'Cc' : 10**6,
24         'RB1' : 100000,
25         'RB2' : 12100,
26         'RB3' : 21500,
27         'RC' : 3010,
28         'RE_deg' : 19.6,
29         'RE' : 237
30     }
31
32 def get_cascode2_dict(self) -> dict[str, float | dict[str, str]]:
33     return {
34         'Cc' : 10**6,
35         'RB1' : 59000,
36         'RB2' : 10500,
37         'RB3' : 18700,
38         'RC' : 1620,
39         'RE_deg' : 11.0,
40         'RE' : 383
41     }
42
43 def get_inStage_dict(self) -> dict[str, float | dict[str, str]]:
44     return {
45         'Cc' : 10**6,
46         'RB1' : 205000,
47         'RB2' : 51100,
48         'RE' : 715
49     }
50
51 def get_outStage_dict(self) -> dict[str, float | dict[str, str]]:
52     return {
53         'Cc' : 10**6,
54         'RB1' : 147000,
55         'RB2' : 365000,
56         'RB3' : 147000,
57         'RC' : 301,
58         'RE' : 133
59     }
60
61 # entire circuit definition packaged into dictionary
62 def get_feedbackamp_dict(self, trans):
63     return {
64         'cascode1' : self.get_cascode1_dict(),
65         'cascode2' : self.get_cascode2_dict(),
66         'inStage' : self.get_inStage_dict(),
67         'outStage' : self.get_outStage_dict(),
68         'RF' : 30100,
69         'trans' : trans
70     }
71
72 # Cc on input but not output
73 class Cascode1(SubCircuitFactory):
74     NODES = ('Vcc', 'gnd', 'in_node', 'out', 'VE')
75     NAME = 'cascode1'

```

```

76     def __init__(self, cascodeDict : dict[str, float | dict[str, str]],
trans : str):
77         super().__init__()
78         # bias resistors
79         self.R('RB1', 'Vcc', 'VB1', cascodeDict['RB1']@u_Ohm)
80         self.R('RB2', 'VB1', 'VB2', cascodeDict['RB2']@u_Ohm)
81         self.R('RB3', 'VB2', 'gnd', cascodeDict['RB3']@u_Ohm)
82         # bias Cc
83         self.C('Cc1', 'in_node', 'VB2', cascodeDict['Cc']@u_uF)
84         self.C('Cc2', 'gnd', 'VB1', cascodeDict['Cc']@u_uF)
85         # transistors
86         self.R('RC', 'Vcc', 'out', cascodeDict['RC']@u_Ohm)
87         self.BJT('Q1', 'out', 'VB1', 'VC', model=trans) # type: ignore
88         self.BJT('Q2', 'VC', 'VB2', 'VE', model=trans) # type: ignore
89         self.R('RE_deg', 'VE', 'VE2', cascodeDict['RE_deg']@u_Ohm)
90         self.C('Cc3', 'VE2', 'gnd', cascodeDict['Cc']@u_uF)
91         self.R('RE', 'VE2', 'gnd', cascodeDict['RE']@u_Ohm)
92
93     # Cc on input but not output
94     class Cascode2(SubCircuitFactory): # need a second one with diff name
95         NODES = ('Vcc', 'gnd', 'in_node', 'out')
96         NAME = 'cascode2'
97         def __init__(self, cascodeDict : dict[str, float | dict[str, str]],
trans : str):
98             super().__init__()
99             # bias resistors
100             self.R('RB1', 'Vcc', 'VB1', cascodeDict['RB1']@u_Ohm)
101             self.R('RB2', 'VB1', 'VB2', cascodeDict['RB2']@u_Ohm)
102             self.R('RB3', 'VB2', 'gnd', cascodeDict['RB3']@u_Ohm)
103             # bias Cc
104             self.C('Cc1', 'in_node', 'VB2', cascodeDict['Cc']@u_uF)
105             self.C('Cc2', 'gnd', 'VB1', cascodeDict['Cc']@u_uF)
106             # transistors
107             self.R('RC', 'Vcc', 'out', cascodeDict['RC']@u_Ohm)
108             self.BJT('Q1', 'out', 'VB1', 'VC', model=trans) # type: ignore
109             self.BJT('Q2', 'VC', 'VB2', 'VE', model=trans) # type: ignore
110             self.R('RE_deg', 'VE', 'VE2', cascodeDict['RE_deg']@u_Ohm)
111             self.C('Cc3', 'VE2', 'gnd', cascodeDict['Cc']@u_uF)
112             self.R('RE', 'VE2', 'gnd', cascodeDict['RE']@u_Ohm)
113
114     # Cc on input but not output
115     class InputStage(SubCircuitFactory):
116         NODES = ('Vcc', 'gnd', 'in_node', 'out')
117         NAME = 'inStage'
118         def __init__(self, inputDict : dict[str, float | dict[str, str]], trans
: str):
119             super().__init__()
120             # Input Cap
121             self.C('Cc1', 'in_node', 'VB', inputDict['Cc']@u_uF)
122             # bias resistors
123             self.R('RB1', 'Vcc', 'VB', inputDict['RB1']@u_Ohm)
124             self.R('RB2', 'VB', 'gnd', inputDict['RB2']@u_Ohm)
125             # transistor
126             self.BJT('Q1', 'Vcc', 'VB', 'out', model=trans) # type: ignore
127             self.R('RE', 'out', 'gnd', inputDict['RE']@u_Ohm)
128
129     # Cc on input but not output
130     class OutStage(SubCircuitFactory):
131         NODES = ('Vcc', 'gnd', 'in_node', 'out')

```

```

132     NAME = 'outStage'
133     def __init__(self, outDict : dict[str, float | dict[str, str]], trans :
134         str):
135         super().__init__()
136         # bias resistors
137         self.R('RB1', 'Vcc', 'VB1', outDict['RB1']@u_Ohm)
138         self.R('RB2', 'VB1', 'VB2', outDict['RB2']@u_Ohm)
139         self.R('RB3', 'VB2', 'gnd', outDict['RB3']@u_Ohm)
140         # bias Cc
141         self.C('Cc1', 'in_node', 'VB2', outDict['Cc']@u_uF)
142         self.C('Cc2', 'gnd', 'VB1', outDict['Cc']@u_uF)
143         # transistors
144         self.R('RC', 'Vcc', 'out', outDict['RC']@u_Ohm)
145         self.BJT('Q1', 'out', 'VB1', 'VC', model=trans) # type: ignore
146         self.BJT('Q2', 'VC', 'VB2', 'VE', model=trans) # type: ignore
147         self.R('RE', 'VE', 'gnd', outDict['RE']@u_Ohm)
148
149     # Cc on input but not output
150     class FeedBackAmp(SubCircuitFactory):
151         NAME = 'feedbackamp'
152         NODES = ('Vcc', 'gnd', 'in_node', 'out')
153         def __init__(self, fbDict : dict, trans : str):
154             super().__init__()
155             # Input Stage
156             self.subcircuit(InputChange(fbDict['inStage'], trans))
157             self.X('in_Stage', 'inStage', 'Vcc', 'gnd', 'in_node', 'gain_in')
158             # Gain Stages
159             self.subcircuit(Cascode1(fbDict['cascode1'], trans))
160             self.X('cascode_1', 'cascode1', 'Vcc', 'gnd', 'gain_in', 'gain_int', '
161                 FB_in')
162             self.subcircuit(Cascode2(fbDict['cascode2'], trans))
163             self.X('cascode_2', 'cascode2', 'Vcc', 'gnd', 'gain_int', 'gain_out')
164             self.R('RF', 'gain_out', 'FB_in', fbDict['RF']@u_Ohm)
165             # Output Stage
166             self.subcircuit(OutStage(fbDict['outStage'], trans))
167             self.X('out_stage', 'outStage', 'Vcc', 'gnd', 'gain_out', 'out')
168
169     def get_base_circuit() -> Circuit:
170         # circuit setup
171         circuit = Circuit('main')
172
173         # general circuit definition
174         circuit.V('VDC', 'Vcc', circuit.gnd, 9@u_V)
175         circuit.C('Cc_load', 'out', 'AC_out', 1@u_F)
176         circuit.R('R_load', 'AC_out', circuit.gnd, 300@u_Ohm)
177     return circuit

```

4.5 helper_funcs.py

```

1 import atexit
2
3 # prevents windows from sleeping while program is running
4 class WindowsInhibitor:
5     ES_CONTINUOUS = 0x80000000
6     ES_SYSTEM_REQUIRED = 0x00000001
7
8     def __init__(self):
9         pass

```



```

10
11     def inhibit(self):
12         import ctypes
13         print("Preventing Windows from going to sleep")
14         ctypes.windll.kernel32.SetThreadExecutionState(
15             WindowsInhibitor.ES_CONTINUOUS | \
16             WindowsInhibitor.ES_SYSTEM_REQUIRED)
17
18     def uninhibit(self):
19         import ctypes
20         print("Allowing Windows to go to sleep")
21         ctypes.windll.kernel32.SetThreadExecutionState(
22             WindowsInhibitor.ES_CONTINUOUS)
23
24 # sleep inhibitor
25 osSleep = WindowsInhibitor()
26 osSleep.inhibit()
27
28 # un inhibits no sleep when program finishes
29 def exit_handler():
30     osSleep.uninhibit()
31
32 atexit.register(exit_handler)
33
34 # gets user input and stores in object for easy global access
35 class singleton:
36     def __init__(self) -> None:
37         print()
38         des = input("Default Behavior? ~5min (y/n): ").lower()
39         if (des == 'y'):
40             self.isVerbose = True
41             self.isRand = False
42             self.kAnnealing = 2000
43             self.nWalk = 3
44             self.T = 30
45             self.kGreedy = 6000
46             self.sigma = 0.3
47             self.dBeta = True
48             print()
49         elif (des == 'test'):
50             self.isVerbose = True
51             self.isRand = True
52             self.kAnnealing = 1000
53             self.nWalk = 1
54             self.T = 30
55             self.kGreedy = 250
56             self.sigma = 0.3
57             self.dBeta = False
58             print()
59         else:
60             print()
61             self.isVerbose = ("y" == input("Verbose? (y/n): ").lower())
62             print()
63             self.isRand = ("y" == input("Random Starting Point? (y/n): ").
lower())
64             if self.isRand:
65                 print()
66                 print("!!!! Recommend higher SD, assume nominal transistors,
and num steps !!!!")

```

```

67         print()
68         self.dBeta = ("y" == input("(y) Check transistor tolerances or (
n) assume nominal (y/n): ").lower())
69         print()
70         self.sigma = float(input("Neighbor Standard Deviation (recommend
<1): "))
71         print()
72         print("Simulated Annealing")
73         self.kAnnealing = int(input("Num steps per walk: "))
74         self.nWalk = int(input("Num walks: "))
75         self.T = float(input("Starting Temperature (recommend <30): "))
76         print()
77         print("Greedy Random Walk")
78         self.kGreedy = int(input("Num steps: "))
79
80 single = singleton()

```

4.6 graphing.py

```

1 import matplotlib.pyplot as plt
2 import numpy as np
3 import math
4
5 from PySpice.Probe.Plot import plot
6
7 # making bode plots
8 def bode_diagram(axes, frequency, gain, phase, **kwargs):
9     bode_diagram_gain(axes[0], frequency, gain, **kwargs)
10    bode_diagram_phase(axes[1], frequency, phase, **kwargs)
11
12 def bode_diagram_gain(axe, frequency, gain, **kwargs):
13     axe.semilogx(frequency, gain, **kwargs)
14     axe.grid(True)
15     axe.grid(True, which='minor')
16     axe.set_xlabel("Frequency [Hz]")
17     axe.set_ylabel("Gain [dB]")
18
19 def bode_diagram_phase(axe, frequency, phase, **kwargs):
20     axe.semilogx(frequency, phase, **kwargs)
21     axe.set_ylim(-math.pi, math.pi)
22     axe.grid(True)
23     axe.grid(True, which='minor')
24     axe.set_xlabel("Frequency [Hz]")
25     axe.set_ylabel("Phase [rads]")
26     # axe.set_yticks # Fixme:
27     plt.yticks((-math.pi, -math.pi/2, 0, math.pi/2, math.pi),
28               (r"$-\pi$", r"$-\frac{\pi}{2}$", "0", r"$\frac{\pi}{2}$",
r"$\pi$"))
29
30 def make_bode_plot(analysis):
31     figure, (ax1, ax2) = plt.subplots(2, figsize=(20, 10))
32     plt.title("Bode Diagram of an Operational Amplifier")
33     bode_diagram(axes=(ax1, ax2),
34                 frequency=analysis.frequency,
35                 gain=20*np.log10(np.absolute([x.value for x in np.absolute(
analysis.AC_out)])),
36                 phase=np.angle([x.value for x in np.absolute(analysis.AC_out
)]), deg=False),
37                 marker='.',

```

```

38         color='blue',
39         linestyle='--',
40     )
41     ax1.hlines([61.5,58.5],[0,0],[100*10**6,100*10**6])
42     plt.tight_layout()
43     plt.show()
44
45     colors = ["red","green","blue"]
46     label = ["Start", "SA", "GRW"]
47
48     def make_bode_plot_from_list(analysis_list):
49         figure, (ax1, ax2) = plt.subplots(2, figsize=(20, 10))
50         plt.title("Bode Diagram of an Operational Amplifier")
51         for i, analysis in enumerate(analysis_list):
52             bode_diagram(axes=(ax1, ax2),
53                           frequency=analysis.frequency,
54                           gain=20*np.log10([x.value for x in np.absolute(analysis.AC_out)])),
55                           phase=np.angle([x.value for x in analysis.AC_out], deg=False),
56                           marker='.',
57                           color=colors[i],
58                           label=label[i],
59                           linestyle='--',
60                       )
61         ax1.hlines([61.5,58.5],[0,0],[100*10**6,100*10**6])
62         ax1.legend()
63         plt.tight_layout()
64         plt.show()
65
66     def make_2d_plot(x, y):
67         plt.plot(x,y, 'o')
68         plt.show()

```