Amplifier Optimization

Application of Simulated Annealing to Circuit Design

CONRAD JENSEN

Contents

1	Desc	cription	2
	1.1	Solution to "Brute Force Engineering"	2
	1.2	Algorithm	3
	1.3	Optimization Problem	5
		1.3.1 Variables	5
		1.3.2 Objective Function	5
		1.3.3 Constraints	6
	1.4	Program Efficacy	7
		1.4.1 Best Result Further Analysis	7
		1.4.2 Improvements	7
		1.4.3 Iteration Speed	8
2	Usei	r Manual	9
	2.1	Installation	9
	2.2	Interface	9
3	Resi	ults 1	1
	3.1		1
4	Som	rce Code	3
	4.1		3
	4.2		.5
			.7
	4.3	= 7 17	
	4.4	_ 17	20
	4.5	helper_funcs.py	23
	4.6	graphing.py	25

1 Description

1.1 Solution to "Brute Force Engineering"




Figure 1: Top Level Design




Figure 2: Optimized Amplifier Circuit

Electrical engineers have developed powerful design patterns that allow for confident decision making on a circuit's structure. Common design equations will produce a working, but in no way optimized, circuit. Optimizing a circuit by hand proves difficult due to the high dimensionality, unexpected interactions, and tedious analysis. In my experience this has lead to brute force trial and error instead of informed decision making.

Electronics II students are charged with designing an amplifier circuit to meet bandwidth and gain specifications within certain constraints. A program using simulated annealing is able to generate an design (Figure 2) that exceeds requirements where humans have failed. This program is written in Python and uses PySpice to simulate circuits in NgSpice.

1.2 Algorithm

Algorithm 1 Simulated Annealing [1]

```
1: function SIMULATED-ANNEALING(T, s_0, kMax, \sigma)
         e \leftarrow -\text{goodness}(s)
 3:
         sbest \leftarrow s
 4:
         ebest \leftarrow e
 5:
         b \leftarrow T^{-2 \div kMax}
 6:
         k \leftarrow 0
 7:
          while k < kMax do
 8:
 9:
               T \leftarrow \text{temperature}(T, b)
              snew \leftarrow neighbour(s, \sigma)
10:
11:
               enew \leftarrow -goodness(s)
              if P(e, enew, T) > random(0, 1) then
12:
                   s \leftarrow snew; e \leftarrow enew
13:
              if enew < ebest then
14:
15:
                   sbest \leftarrow snew; ebest \leftarrow enew
16:
              k \leftarrow k + 1
         return sbest
17:
```

Algorithm 1 is a common implementation of simulated annealing. In this case it takes four parameters: T, the initial temperature, s_0 , the beginning state of the circuit, kMax, the number of iterations to run, and σ the standard deviation used to find neighbouring states. Energies are generally negative to conform with finding the lowest energy state. If T=0 is input, simulated annealing behaves as a greedy random walk.

Algorithm 2 Annealing Schedule [1]

```
1: function TEMPERATURE(T, b)
2: return T \cdot b
```

The annealing or cooling schedule determines how temperature decreases over time. In this case a geometric schedule is used.

Algorithm 3 Generate Random Neighbour

```
1: function NEIGHBOUR(s, \sigma)

2: snew \leftarrow s

3: for all snew_i \in snew do

4: snew_i \leftarrow snew_i + normal(\mu = 0, \sigma) discrete steps

5: return snew
```

Simulated annealing does not specify how to generate neighbouring states so the simplest approach is used. The state of the circuit is a set of resistances which take discrete values (see Figure 3). Each resistor is changed a discrete number of steps determined by a normal distribution centered at zero.

Algorithm 4 Probability of Accepting Higher Energy State [1]

```
1: function P(e, enew, T)
2: if enew < e then
3: return 1
4: return (1 + exp(100(1 - enew ÷ e) ÷ T))<sup>-1</sup>
```

For a simulated annealing algorithm there are many approaches to calculating the probability of accepting a worse state. A normalized inverse exponential is used for its consistency across a range of energies. This method yields a 50% chance to accept an infinitesimally worse state with temperature moderating how the probability rolls off.

The objective function (see Algorithm 5) determines the goodness of an amplifier circuit state by finding the operational bandwidth while factoring in penalties for not meeting the design specifications (see Section 1.3.3).

1.3 Optimization Problem

1.3.1 Variables

Design Variables

Cascode 1	Cascode 2	Output Stage	Feedback
R_{B1}	R_{B1}		
R_{B2}	R_{B2}		
R_{B3}	R_{B3}		
R_C	R_C		
$R_{E,deg}$	$R_{E,deg}$		
R_E	R_E	R_E	
			R_F

The design variables above represent full freedom over all factors that affect gain and bandwidth without changing the nature of the amplifier's pattern. The R_B 's and R_E set the bias point which affects quiescent current through the transistors which changes their transconductance. The gain of cascodes are strongly influenced by transconductance, R_C , and $R_{E,deg}$. R_F controls the negative feedback, which modulates the overall gain of the amplifier. The output stage's R_E also has a strong influence on the gain as it the final stage so a large overall increase can be achieved by a small local gain ($\sim 20\%$). See Figure 2 for each resistor's location in the amplifier circuit.

1.3.2 Objective Function

Algorithm 5 Bandwidth Scoring

```
1: function CALCULATE-GOODNESS(resistor values)
         for all extremes of transistor tolerance do
 2:
             map of (freq: gain), current draw \leftarrow simulate circuit(resistor values, transistor)
 3:
             if current draw > 12 \text{ mA then}
 4:
                 goodness \leftarrow 0
 5:
                 break
 6:
             else if current draw > 10 \text{ mA then}
 7:
                 punish \leftarrow max(0, 1 - (current draw - 10mA)^2 \div 10mA)
 8:
             else
 9:
                 punish \leftarrow 1
10:
             DC \leftarrow gain | freq = 0 |
11:
             bandwidth \leftarrow find first freq where gain [freq] \notin DC \pm 1.5 dB
12:
             badness \leftarrow \text{mean-square-distance}(gain [freq], 1000 \pm 1.5 \text{dB}) \ \forall freq \in [0, 7.2 \text{MHz}]
13:
             goodness \leftarrow \min(goodness, punish \cdot bandwidth \div \max(badness, 1))
14:
         return goodness
15:
```

1.3.3 Constraints

Design Variables

Decad	2% Standard Values (EIA E48) Decade multiples are available from 10 Ω through 22 M Ω										
10.0	10.5	11.0	11.5	12.1	12.7	13.3	14.0	14.7	15.4	16.2	16.9
17.8	18.7	19.6	20.5	21.5	22.6	23.7	24.9	26.1	27.4	28.7	30.1
31.6	33.2	34.8	36.5	38.3	40.2	42.2	44.2	46.4	48.7	51.1	53.6
56.2	59.0	61.9	64.9	68.1	71.5	75.0	78.7	82.5	86.6	90.9	95.3

Figure 3: Resistor are only commercially available in discrete values.

The original Electronics II project required the use of only commercially available 2% tolerance resistor values. To keep with the spirit of the project and add complexity, the same requirements are imposed on this optimization problem.

Objective Function

The design specifications for the Electronics II project stipulated a max current draw of 12mA and a 60 ± 1.5 dB bandwidth of > 7.2MHz. To allow the program to start in bad state and work towards these requirements a penalty function is implemented for each constraint as seen in Algorithm 5. On line 8, current above 10mA is punished with a quadratic function. On line 13, the mean square distance of the gain from the desired gain is used to penalize the goodness. These functions allow simulated annealing to search over hills by providing nonzero goodness values to circuits outside specifications.

References

[1] Heikki Orsila, Erno Salminen, and Timo D. Hämäläinen. "Best Practices for Simulated Annealing in Multiprocessor Task Distribution Problems". In: 2008.

1.4 Program Efficacy

1.4.1 Best Result Further Analysis




Figure 4: Bode plot of optimized circuit at different transistor β 's including phase.

A more sophisticated analysis of the best result from the optimization program (not sample run) compared to my original Electronics II project submission shows how beneficial even simplistic optimization can be. I spent about equal time working on each result.

60 ± 1.5 dB bandwidth:

• Goal: 500 kHz to 7.2 MHz

• Greedy Random Walk: 18 kHz to 10.8 MHz

• Human: 15.3 kHz to 6.0 MHz

Idle max power:

• Goal: < 108 mW

• Greedy Random Walk: 95 mW

• Human: 79 mW

1.4.2 Improvements

Simulated annealing is not well suited to this application as the search space is not fractal or particularly hilly. Design equations can likely place your starting state within a convex region where more sophisticated algorithms excel. However accessing the derivative information is difficult & the design variables are discrete so options are limited.

1.4.3 Iteration Speed




Figure 5: Run time profile of program. $O(n^2)$ run time complexity in the getWorkingRange method proved extremely detrimental to performance.




Figure 6: Simulation.py took 80% of the runtime. Since NgSpice is optimized, this result is acceptable. This results in ~ 60 simulations per second.

2 User Manual

2.1 Installation

Windows

- 1. Install Python 3.10
- 2. Download project from GitHub

```
https://github.com/ComradeCon/NLO-Circuit-Optimization.git
```

- 3. (optional) Create a virtual environment
- 4. Open terminal, CD to project folder
- 5. Run

```
pip install -r requirements.txt
pyspice-post-installation --install-ngspice-dll
```

If these steps do not work please consult https://pyspice.fabrice-salvaire.fr/releases/v1.5/installation.html.

2.2 Interface

If installed correctly running main.py should prompt you in the terminal to enter the optimization parameters. The prompts are as follows:

- 1. **Default Behavior?** \sim 5min (y/n) starts optimizing with default parameters
- 2. **Verbose?** (y/n) prints run time progress updates
- 3. Random Starting Point? (y/n) generates a worse starting point
- 4. (y) Check transistor tolerances or (n) assume nominal (y/n) Simulates transistors with high
 & low β's instead of just nominal
- 5. **Neighbor Standard Deviation (recommend <1)** sets standard deviation for normal distribution that picks neighbouring states

Simulated Annealing

- 6. Num steps per walk number of iterations for each simulated annealing round/walk
- 7. Num walks number of times to run simulated annealing with the same starting conditions
- 8. **Starting Temperature (recommend <30)** higher temperatures allow worse states to be accepted more often

Greedy Random Walk

9. **Num steps** number of iterations for the greedy random walk

3 Results

3.1 Sample Run

Parameters

Neigbour σ : 0.2

SA Steps: 20,000, SA Walks: 1, Temperature: 30

GRW Steps: 20,000

Check Transistor Tolerance: True

Sample Run Results

	Method	BW (MHz)	Gain (V/V)	Current (mA)	Run Time (s)	
ĺ	Goal	>7.20	~1000	<12	N/A	
	Start	0.917	880	9.6	N/A	
	Simulated Annealing	6.97	1150	11.0	808	
	Greedy Random Walk	7.65	1150	11.4	922	

Cascode 1

	Cascode 2
sistor	Start (Ω)

Re	esistor	Start (Ω)	Best (Ω)	Resistor	Start (Ω)	Best (Ω)
R	B 1	100000	105000	R_{B1}	59000	56200
R	B 2	12100	10000	R_{B2}	10500	12700
R	В3	21500	23700	R_{B3}	18700	20500
R	C	3010	2050	R_C	1620	1620
R	E,deg	19.6	18.7	$R_{E,deg}$	11.0	11.0
R		237	147	R_E	383	332

Feedback & Output Stage

Resistor	Start (Ω)	Best (Ω)
R_F	30100	31600
R_E	133	133

See Figure 2 for each resistor's location in the amplifier circuit.




Figure 7: Example Bode plot comparing results of simulated annealing vs a greedy random walk. Two horizontal blue lines show the range of acceptable gain.




Figure 8: Scatter plot showing how each walk evolves over time. The first 20k iterations are one simulated annealing walk. The second 20k iterations are a greedy random walk.

4 Source Code

4.1 main.py

```
1 # PySpice imports
3 import PySpice.Logging.Logging as Logging
4 logger = Logging.setup_logging()
5 from PySpice.Spice.Netlist import Circuit, SubCircuitFactory
6 from PySpice.Unit import *
9 # other libraries
11 from tqdm import tqdm
12 import csv
13 import atexit
14 import time
17 # project files
19 from subcircuit_def import SubCircuitDictionaries
20 from circuit_analysis import *
21 from graphing import *
22 from simulated_annealing import run_walk, neighbour, free_vars
23 from helper_funcs import single
26 # data recording
28 sbest list = []
29 ebest_list = []
31 def capture_data():
     with open('data.csv', mode='w') as data:
         data = csv.writer(data, delimiter=',', quotechar='"', quoting=csv.
     QUOTE MINIMAL)
         for e, s in zip(ebest_list, sbest_list):
             data.writerow([-e,s])
38 atexit.register(capture_data)
40 if __name__ == "__main__":
     trans = {} # holds the transistor tolerances to be tested
     if single.dBeta: # tests high and low beta
         trans = {"LO" :"ZTX107-LO", "HI" : "ZTX107-HI"}
     else: # nominal case
         trans = {"NOM" : "ZTX107-NOM"}
46
     # stores the starting configuration of the circuit
     sub_dicts = SubCircuitDictionaries()
     fb_dict = sub_dicts.get_feedbackamp_dict(trans)
     # randomizes the starting configuration within bounds
52
     # very bad starts tend to get stuck
```

```
# practically designing a semi functional circuit is trivial
      # given more time I would add design equations to calculate a default
55
      state
      if single.isRand:
           temp = neighbour(fb_dict, free_vars, 10)
           gain_start = CircuitAnalyzer(temp).DC_gain
58
           while(gain_start > 944 or gain_start < 400): # bounds</pre>
59
               temp = neighbour(fb_dict, free_vars, 10)
60
               gain_start = CircuitAnalyzer(temp).DC_gain
61
           fb_dict = temp
      # grabs parameters from user's input
      v = single.isVerbose
65
      kMax = single.kAnnealing
66
      numWalk = single.nWalk
67
      Tinit = single.T
      # begins timing
      startSA = time.time()
71
      if v: # run conditions for verbose mode
           if single.isRand and single.isVerbose:
               make_bode_plot(CircuitAnalyzer(fb_dict).get_AC_analysis())
           print("Running Simulated Annealing in Verbose Mode...")
           for i in range(numWalk):
               print(f"Walk #{i+1}...")
77
               # run_walk computes one round of simulated annealing
78
               sbest, ebest = run_walk(T=Tinit, kMax=kMax, s_0=fb_dict)
79
               sbest_list.append(sbest)
80
               ebest_list.append(ebest)
81
       else: # non verbose
           print("Running Simulated Annealing...")
           with tqdm(total=kMax*numWalk) as pbar:
               for i in range(numWalk):
85
                   # run_walk computes one round of simulated annealing
86
                   sbest, ebest = run_walk(T=Tinit, kMax=kMax, s_0=fb_dict,
87
      pbar=pbar)
                   sbest_list.append(sbest)
                   ebest_list.append(ebest)
      # ends timer
90
      endSA = time.time()
91
92
      if v:
           print(f'Simulated Annealing Ebest: {min(ebest_list):0.2E}')
           print()
96
      # this run_walk is a greedy walk, i.e. SA with T = 0
97
      sbest = None
98
      ebest = None
99
      if v: # run conditions for verbose mode
100
           print("Running Greedy Walk in Verbose Mode...")
           sbest, ebest = run_walk(T=0, kMax=single.kGreedy, s_0=fb_dict)
      else: # non verbose
103
           print("Running Greedy Walk...")
104
           with tqdm(total=kMax*numWalk) as pbar:
105
               sbest, ebest = run_walk(T=0, kMax=single.kGreedy, s_0=fb_dict,
      pbar=pbar)
      endGRW = time.time()
108
      # reanalyses the start, SA best, and GRW best for comparison
```

```
sGRW_analyser = CircuitAnalyzer(sbest)
110
      sSA_analyser = CircuitAnalyzer(sbest_list[np.argmin(ebest_list)])
111
      sstart_analyser = CircuitAnalyzer(fb_dict)
      # large printout
      print()
      print(f"
                       Neigbour SD: {single.sigma:.2}")
116
      print(f"
                          SA Steps: {kMax}, SA Walks: {numWalk}, Temp: {single.
117
      T}")
      print(f"
                         GRW Steps: {single.kGreedy}")
                   Check Trans Tol: {single.dBeta}")
      print(f"
120
      print()
      print(f"
                              Goal: BW:>\{7.2*10**6:.2E\}, Gain: \{1000:.2E\},
121
      Current: < {0.012:.2E}")
      print(f"
                              Start: BW: {sstart_analyser.BW:.2E}, Gain: {
122
      sstart_analyser.DC_gain:.2E}, Current: {sstart_analyser.OP_current:.2E}"
      print(f"Simulated Annealing: BW: {sSA_analyser.BW:.2E}, Gain: {
123
      sSA_analyser.DC_gain:.2E}, Current: {sSA_analyser.OP_current:.2E}, Time:
       {round(endSA - startSA)}s")
      print(f" Greedy Random Walk: BW: {sGRW_analyser.BW:.2E}, Gain: {
      sGRW_analyser.DC_gain:.2E}, Current: {sGRW_analyser.OP_current:.2E},
      Time: {round(endGRW - endSA)}s")
126
      # making pretty plots
      make_bode_plot_from_list([sstart_analyser.get_AC_analysis(),
127
      sSA_analyser.get_AC_analysis(), sGRW_analyser.get_AC_analysis()])
128
      plt.scatter([i for i in range(len(mega_goodness))],mega_goodness)
129
      plt.xlabel("Iteration #")
      plt.ylabel("Goodness")
131
      plt.title("Goodness vs Cummulative Iteration #")
      plt.show()
133
134
      # adds GRW to list so it can be saved when program exits
      sbest_list.append(sbest)
       ebest_list.append(ebest)
  4.2 simulated_annealing.py
 1 import numpy as np
 2 from PySpice.Unit import *
 3 from circuit_analysis import *
 4 from tgdm import tgdm
5 from helper_funcs import single
 7 # annealing schedule
 8 def temperature(T, b):
      return T*b
10
11 # acceptance function
12 def P(E_past, E_new, T):
      if(E_new >= -1): # rejects bad energies
13
14
           return False
      ratio = E_new/E_past
      if ratio >= 1: # if E_new is better
          return True
17
      if T != 0 and 4 > 100*(1-ratio)/T: # throws out below 2% chance
18
```

return 1/(1 + np.exp(100*(1-ratio)/T)) > np.random.random()

19

```
else:
21
         return False
23 # specify design variables
24 free_vars = ['RF','cascode1','cascode2','outStage']
25 free_vars_dict = {
      'cascode1' : ['RB1','RB2','RB3','RC','RE_deg','RE'],
      'cascode2' : ['RB1', 'RB2', 'RB3', 'RC', 'RE_deg', 'RE'],
      'outStage' : ['RE']
28
29 }
31 # generates a random state near "s"
32 def neighbour(s, free_vars, sd):
      s_new = s.copy()
      for key in free_vars:
          if type(s[key]) == dict: # recursion to handle sub circuits
               s_new[key] = neighbour(s[key], free_vars=free_vars_dict[key], sd
     =sd)
          else: # moves each component of the state by a random number of
     discrete steps
              s_new[key] = iter_resistor(s[key], round(np.random.normal(0,sd))
     )
      return s_new
39
41 # smallest valid 2% resistor values
42 valid_res = [10.0, 10.5, 11.0, 11.5, 12.1, 12.7, 13.3, 14.0, 14.7, 15.4,
      16.2, 16.9, 17.8, 18.7, 19.6, 20.5, 21.5, 22.6, 23.7, 24.9, 26.1, 27.4,
      28.7, 30.1, 31.6, 33.2, 34.8, 36.5, 38.3, 40.2, 42.2, 44.2, 46.4, 48.7,
     51.1, 53.6, 56.2, 59.0, 61.9, 64.9, 68.1, 71.5, 75.0, 78.7, 82.5, 86.6,
     90.9, 95.3]
43 len_valid_res = len(valid_res)
45 # changes the resistor value by a given number of steps up or down
46 def iter_resistor(R,n):
      if n == 0: # no change
          return R
      # extract order of magnitude
50
      OOM = np.floor(np.log10(R))
51
52
      # find resistor's index in valid_res
53
      i = valid_res.index(float(str(float(round(R,3))).replace('.',''))[0:3])
      /10)
      while i + n >= len_valid_res: # allows overflow wrapping
56
          00M += 1
57
          n -= len_valid_res
58
      while i + n <= -len_valid_res: # allows underflow wrapping
59
60
          00M -= 1
          n += len_valid_res
      # calculates the new resistor
63
      return_val = valid_res[i + n]*10**(00M-1)
64
65
      if return_val < 10: # bounds on allowed resistor values</pre>
66
          return 10
      elif return_val > 22*10**6:
          return 21.5*10**6
      else:
70
```

```
return return_val
73 # runs a simulated annealing walk
74 def run_walk(T : float, kMax : int, s_0 : dict, pbar=0):
     s = s_0.copy()
     sbest = s.copy()
76
     e = -CircuitAnalyzer(s).goodness
     ebest = e
     if T != 0: # accounts for zero temp (greedy random)
79
         b = T**(-2/kMax)
     else:
         b = 0
82
     for i in range(kMax):
         # annealing schedule
         T = temperature(T, b=b)
         # generates a nearby state
         snew = neighbour(s=s, free_vars=free_vars, sd=single.sigma)
         try: # simulates the circuit and calculates goodness
             enew = -CircuitAnalyzer(snew).goodness
         except: # catches errors in NgSpice
             print(f"Something went wrong with: {snew}")
             enew = 0
         if P(e, enew, T): # acceptance
             s = snew.copy()
96
             e = enew
97
         if enew < ebest: # records best</pre>
             sbest = snew.copy()
             ebest = enew
         if single.isVerbose and i%100 == 0: # verbose printing
             print(f"{round(i/kMax*100)}% Complete")
             print(f"Current Energy: {e:.2E}")
             print(f"
                       New Energy: {enew:.2E}")
             print()
         if not single.isVerbose: # non verbose output
             pbar.update()
     return sbest, ebest
  4.3 circuit_analysis.py
1 import numpy as np
5 from PySpice.Spice.Netlist import Circuit
6 from PySpice.Spice.NgSpice.Simulation import NgSpiceSharedCircuitSimulator
7 from PySpice.Unit import *
11 from subcircuit_def import *
13 # records every valid goodness value
14 mega_goodness = []
```

```
16 # grabs the transistor paths
17 dicts = SubCircuitDictionaries()
18 trans_dict = dicts.get_trans_dict()
20 # takes in a circuit definition (state) and calculates goodness
21 class CircuitAnalyzer:
      def __init__(self, curr_dict : dict[str, float | dict[str,str]]) -> None
          self.curr_dict = curr_dict
          # PySpice circuit from input dictionary
25
          self.circuits = self.__make_circuit()
          # creates simulators for each transistor tolerance
26
          self.simulators = self.__make_simulator()
          # DC simulation of circuit
          self.__DC_analyses = self.__make_DC_analysis()
          # extracts the operating current
          self.OP_current = self.__get_OP_current()
          # calculates punishment for current usage
32
          self.OP_current_goodness = max(min(1,1 if self.OP_current <= 0.01</pre>
      else 1-(100*(self.OP_current-0.01))**2),0.001)
          if (self.OP_current_goodness > 0.5): # rejects high current circuits
              # AC simulation
              self.__AC_analyses = self.__make_AC_analysis()
              self.frequencies = dict()
37
              self.gains = dict()
38
              # grabs the frequency and gain data from the analysis
39
              for key, value in self.__AC_analyses.items():
40
                   self.frequencies[key] = value.frequency
41
                   self.gains[key] = np.absolute(value.AC_out)
              # calculates & punishes the bandwidth
              self.BW, self.DC_gain, self.key_min = self.__get_BW()
              # calculates goodness (higher better)
              self.goodness = self.__get_goodness()
              # records valid goodness
              mega_goodness.append(self.goodness)
          else: # rejected circuit
              self.BW = 0
50
              self.DC_gain = 0
51
              self.goodness = -1
52
53
      # creates the circuit using the PySpice environment
54
      def __make_circuit(self) -> dict[str, Circuit]:
          circuits = {}
          for key, value in self.curr_dict['trans'].items(): # type: ignore
57
              circuit = get_base_circuit()
58
              circuit.SinusoidalVoltageSource('AC_voltage', 'ac_in', circuit.
      gnd, amplitude=1@u_V)
              circuit.R('RAC', 'ac_in', 'in_node', 1500@u_Ohm)
60
              circuit.include(trans_dict[value])
              circuit.subcircuit(FeedBackAmp(self.curr_dict, value))
              circuit.X('fbamp1','feedbackamp','Vcc', circuit.gnd,'in_node','
63
      out')
              circuits[key] = circuit
          return circuits
65
      # creates simulator objects for each transistor tolerance
      def __make_simulator(self, temperature = 25) -> dict[str,
      NgSpiceSharedCircuitSimulator]:
```

```
simulators = dict()
70
           for key, value in self.circuits.items():
               temp = value.simulator(temperature=temperature,
      nominal_temperature=temperature)
               temp.save(["AC_out","i(vvdc)"])
               simulators[key] = temp
74
          return simulators
      # calculates DC operating point of the circuit
76
77
      def __make_DC_analysis(self) -> dict:
           DC_analyses = dict()
           for key, value in self.simulators.items():
               DC_analyses[key] = value.operating_point()
80
          return DC_analyses
81
82
      # returns the max current draw of all the transistor tolerances
      def __get_OP_current(self) -> float:
          return max(max([abs(float(np.absolute(x[0]))) for x in DC_analysis.
      branches.values()]) for DC_analysis in self.__DC_analyses.values())
86
      # simulates the circuit between a range of frequencies on a log scale
87
      def __make_AC_analysis(self) -> dict:
           AC_analyses = dict()
           for key, value in self.simulators.items():
               AC_analyses[key] = value.ac(start_frequency=1@u_kHz,
91
      stop_frequency=100@u_MHz, number_of_points=50, variation='dec')
           return AC_analyses
92
93
      # calculates the 1.5dB bandwidth and punishes bandwidth for being out of
       the desired gain range
      def __get_BW(self) -> tuple[float, float, str]:
          BW_min = None
96
          DC_gain_min = None
97
          key_min = ""
           for key, freq in self.frequencies.items():
               DC_gain_curr = self.gains[key][0].value
               if DC_gain_curr > 100: # only check minimum operational
      amplifiers
                   index_3dB = None
102
                   for i, x in enumerate(self.gains[key]):
103
                       if x.value > 1188.5 or x.value < 944: # finds the
104
      60+-1.5dB BW
                           index_3dB = i
                           break
                   if index_3dB > 1: # if its valid, approximates the exact
107
      value
                       currBW = self.__lin_approx(freq[index_3dB].value,self.
108
      gains[key][index_3dB],freq[index_3dB-1].value,self.gains[key][index_3dB
      -1], DC_gain_curr*0.944)
                   else: # invalid -> needs to be punished
                       if index_3dB == 0:
                           for i, x in enumerate(self.gains[key]):
111
                                # finds 1.5dB bandwidth
                               if x.value <= DC_gain_curr*0.944 or x.value >=
      DC_gain_curr/0.944:
                                    index_3dB = i
114
                                    break
116
                           # approximates exact value
                           currBW = self.__lin_approx(freq[index_3dB].value,
117
```

```
self.gains[key][index_3dB],freq[index_3dB-1].value,self.gains[key][
      index_3dB-1], DC_gain_curr*0.944)
118
                           i = 0
119
                           adj = 0
                           # punishes bandwidth based on mean square distance
120
      from desired gain
                           while(freq[i].value < 7.2*10**6):</pre>
121
                               adj += min((self.gains[key][i].value - 1188.5)
122
      **2,(self.gains[key][i].value - 944)**2)
                               i += 1
123
                           currBW /= np.sqrt(adj)/i
                   # boot strapping and takes lower of BWs
125
                   if index_3dB != None and currBW != None and (BW_min == None
126
      or currBW < BW_min):</pre>
                       BW_min = currBW
127
128
                       DC_gain_min = DC_gain_curr
                       key_min = key
          return (lambda: (BW_min, DC_gain_min, key_min), lambda: (0,0,self.
130
      curr_dict['trans'][list(self.curr_dict['trans'].keys())[0]]))[BW_min ==
      Nonel()
      # simple linear approximation
      def __lin_approx(self, x1, y1, x2, y2, y_target):
          return (y_target-y1)*(x2-x1)/(y2-y1) + x1
      # unused
136
      def __get_GBWP(self) -> float:
          return self.BW*self.DC_gain
138
139
      # calculates goodness
      def __get_goodness(self) -> float:
          goodness = self.BW*self.OP_current_goodness
142
          if goodness > 0:
143
               return goodness
          else:
              return 0
      # returns analysis for worst case of transistor tolerance
148
      def get_AC_analysis(self):
149
          return self.__AC_analyses[self.key_min]
150
  4.4 subcircuit_def.py
 1 from PySpice.Spice.Netlist import SubCircuitFactory, Circuit
 2 from PySpice.Unit import *
 6 class SubCircuitDictionaries:
      def __init__(self) -> None:
 8
          pass
      def get_trans_dict(self) -> dict: # path to transistor models
10
          return {
               "2N2222A" : "library/2N2222A.lib",
              "ZTX107-HI" : "library/ZTX107-HI.lib",
              "ZTX107-NOM" : "library/ZTX107-NOM.lib",
               "ZTX107-L0" : "library/ZTX107-L0.lib"
15
          }
16
```

```
17
      # resistors in ohms
      # capacitors in micro farads
19
20
      # default starting state for each resistor
      def get_cascode1_dict(self) -> dict[str, float | dict[str,str]]:
21
          return {
22
               'Cc': 10**6,
               'RB1' : 100000,
24
               'RB2' : 12100,
25
               'RB3' : 21500,
26
               'RC': 3010,
               'RE_deg': 19.6,
28
               'RE': 237
29
          }
30
31
      def get_cascode2_dict(self) -> dict[str, float | dict[str,str]]:
32
          return {
               'Cc': 10**6,
               'RB1' : 59000,
35
               'RB2' : 10500.
36
               'RB3' : 18700,
37
               'RC' : 1620,
38
39
               'RE_deg' : 11.0,
               'RE' : 383
          }
41
42
      def get_inStage_dict(self) -> dict[str, float | dict[str,str]]:
43
          return {
44
               'Cc': 10**6,
45
               'RB1' : 205000,
               'RB2': 51100,
               'RE': 715
48
          }
49
50
      def get_outStage_dict(self) -> dict[str, float | dict[str,str]]:
51
52
          return {
               'Cc': 10**6,
               'RB1' : 147000,
54
               'RB2' : 365000,
55
               'RB3' : 147000,
56
               'RC' : 301,
57
               'RE' : 133
58
          }
      # entire circuit definition packaged into dictionary
61
      def get_feedbackamp_dict(self, trans):
62
          return {
63
               'cascode1' : self.get_cascode1_dict(),
64
               'cascode2' : self.get_cascode2_dict(),
65
               'inStage' : self.get_inStage_dict(),
               'outStage' : self.get_outStage_dict(),
               'RF' : 30100,
68
               'trans' : trans
69
          }
70
72 # Cc on input but not output
73 class Cascode1(SubCircuitFactory):
      NODES = ('Vcc', 'gnd', 'in_node', 'out', 'VE')
      NAME = 'cascode1'
```

```
def __init__(self, cascodeDict : dict[str, float | dict[str, str]],
      trans : str):
77
          super().__init__()
          # bias resistors
          self.R('RB1','Vcc','VB1',cascodeDict['RB1']@u_Ohm)
79
          self.R('RB2','VB1','VB2',cascodeDict['RB2']@u_Ohm)
80
          self.R('RB3','VB2','gnd',cascodeDict['RB3']@u_Ohm)
81
          # bias Cc
82
          self.C('Cc1','in_node','VB2', cascodeDict['Cc']@u_uF)
83
          self.C('Cc2','gnd','VB1', cascodeDict['Cc']@u_uF)
          # transistors
          self.R('RC','Vcc','out',cascodeDict['RC']@u_Ohm)
86
          self.BJT('Q1','out','VB1','VC',model=trans) # type: ignore
87
          self.BJT('Q2','VC','VB2','VE',model=trans) # type: ignore
88
          self.R('RE_deg','VE','VE2',cascodeDict['RE_deg']@u_Ohm)
89
          self.C('Cc3','VE2','gnd',cascodeDict['Cc']@u_uF)
          self.R('RE','VE2','gnd',cascodeDict['RE']@u_Ohm)
93 # Cc on input but not output
94 class Cascode2(SubCircuitFactory): # need a second one with diff name
      NODES = ('Vcc','gnd','in_node','out')
95
      NAME = 'cascode2'
96
      def __init__(self, cascodeDict : dict[str, float | dict[str, str]],
      trans : str):
98
          super().__init__()
          # bias resistors
99
          self.R('RB1','Vcc','VB1',cascodeDict['RB1']@u_Ohm)
100
          self.R('RB2','VB1','VB2',cascodeDict['RB2']@u_Ohm)
101
          self.R('RB3','VB2','gnd',cascodeDict['RB3']@u_Ohm)
102
          # bias Cc
          self.C('Cc1', 'in_node', 'VB2', cascodeDict['Cc']@u_uF)
104
          self.C('Cc2','gnd','VB1', cascodeDict['Cc']@u_uF)
105
          # transistors
106
          self.R('RC','Vcc','out',cascodeDict['RC']@u_Ohm)
          self.BJT('Q1','out','VB1','VC',model=trans) # type: ignore
          self.BJT('Q2','VC','VB2','VE',model=trans) # type: ignore
          self.R('RE_deg','VE','VE2',cascodeDict['RE_deg']@u_Ohm)
           self.C('Cc3','VE2','gnd',cascodeDict['Cc']@u_uF)
          self.R('RE','VE2','gnd',cascodeDict['RE']@u_Ohm)
114 # Cc on input but not output
115 class InputStage(SubCircuitFactory):
      NODES = ('Vcc', 'gnd', 'in_node', 'out')
      NAME = 'inStage'
117
      def __init__(self, inputDict : dict[str, float | dict[str, str]], trans
118
      : str):
          super().__init__()
119
          # Input Cap
120
          self.C('Cc1','in_node','VB', inputDict['Cc']@u_uF)
          # bias resistors
          self.R('RB1', 'Vcc', 'VB', inputDict['RB1']@u_Ohm)
          self.R('RB2', 'VB', 'gnd', inputDict['RB2']@u_Ohm)
124
          # transistor
          self.BJT('Q1','Vcc','VB','out',model=trans) # type: ignore
126
          self.R('RE','out','gnd',inputDict['RE']@u_Ohm)
129 # Cc on input but not output
130 class OutStage(SubCircuitFactory):
      NODES = ('Vcc','gnd','in_node','out')
131
```

```
NAME = 'outStage'
      def __init__(self, outDict : dict[str, float | dict[str, str]], trans :
      str):
          super().__init__()
           # bias resistors
           self.R('RB1','Vcc','VB1',outDict['RB1']@u_Ohm)
136
          self.R('RB2','VB1','VB2',outDict['RB2']@u_Ohm)
          self.R('RB3','VB2','gnd',outDict['RB3']@u_Ohm)
          # bias Cc
          self.C('Cc1','in_node','VB2', outDict['Cc']@u_uF)
           self.C('Cc2', 'gnd', 'VB1', outDict['Cc']@u_uF)
142
          # transistors
          self.R('RC','Vcc','out',outDict['RC']@u_Ohm)
143
          self.BJT('Q1','out','VB1','VC',model=trans) # type: ignore
          self.BJT('Q2','VC','VB2','VE',model=trans) # type: ignore
          self.R('RE','VE','gnd',outDict['RE']@u_Ohm)
148 # Cc on input but not output
149 class FeedBackAmp(SubCircuitFactory):
      NAME = 'feedbackamp'
      NODES = ('Vcc','gnd','in_node','out')
151
      def __init__(self, fbDict : dict, trans : str):
152
           super().__init__()
153
          # Input Stage
           self.subcircuit(InputStage(fbDict['inStage'], trans))
155
           self.X('in_Stage','inStage','Vcc','gnd','in_node','gain_in')
156
          # Gain Stages
          self.subcircuit(Cascode1(fbDict['cascode1'], trans))
158
          self.X('cascode_1','cascode1','Vcc', 'gnd','gain_in','gain_int','
      FB_in')
           self.subcircuit(Cascode2(fbDict['cascode2'], trans))
160
          self.X('cascode_2','cascode2','Vcc', 'gnd','gain_int','gain_out')
161
          self.R('RF', 'gain_out', 'FB_in', fbDict['RF']@u_Ohm)
162
          # Output Stage
          self.subcircuit(OutStage(fbDict['outStage'], trans))
          self.X('out_stage','outStage','Vcc','gnd','gain_out','out')
168 def get_base_circuit() -> Circuit:
      # circuit setup
169
      circuit = Circuit('main')
170
      # general circuit definition
      circuit.V('VDC', 'Vcc', circuit.gnd, 9@u_V)
      circuit.C('Cc_load','out','AC_out', 1@u_F)
174
      circuit.R('R_load','AC_out',circuit.gnd, 300@u_Ohm)
175
      return circuit
  4.5 helper_funcs.py
 1 import atexit
 3 # prevents windows from sleeping while program is running
 4 class WindowsInhibitor:
      ES_CONTINUOUS = 0x80000000
      ES_SYSTEM_REQUIRED = 0x00000001
      def __init__(self):
          pass
```

```
def inhibit(self):
          import ctypes
          print("Preventing Windows from going to sleep")
          ctypes.windll.kernel32.SetThreadExecutionState(
               WindowsInhibitor.ES_CONTINUOUS | \
15
               WindowsInhibitor.ES_SYSTEM_REQUIRED)
16
17
      def uninhibit(self):
18
19
          import ctypes
          print("Allowing Windows to go to sleep")
          ctypes.windll.kernel32.SetThreadExecutionState(
21
               WindowsInhibitor.ES_CONTINUOUS)
24 # sleep inhibitor
25 osSleep = WindowsInhibitor()
26 osSleep.inhibit()
28 # un inhibits no sleep when program finishes
29 def exit_handler():
      osSleep.uninhibit()
32 atexit.register(exit_handler)
34 # gets user input and stores in object for easy global access
35 class singleton:
      def __init__(self) -> None:
          print()
37
          des = input("Default Behavior? ~5min (y/n): ").lower()
          if (des == 'y'):
              self.isVerbose = True
              self.isRand = False
41
              self.kAnnealing = 2000
42
              self.nWalk = 3
43
              self.T = 30
44
              self.kGreedy = 6000
45
              self.sigma = 0.3
              self.dBeta = True
              print()
48
          elif (des == 'test'):
49
              self.isVerbose = True
50
              self.isRand = True
51
              self.kAnnealing = 1000
              self.nWalk = 1
              self.T = 30
54
              self.kGreedy = 250
55
              self.sigma = 0.3
56
              self.dBeta = False
57
58
              print()
          else:
59
               self.isVerbose = ("y" == input("Verbose? (y/n): ").lower())
61
              print()
62
               self.isRand = ("y" == input("Random Starting Point? (y/n): ").
      lower())
              if self.isRand:
                   print("!!!! Recommend higher SD, assume nominal transistors,
       and num steps !!!!")
```

```
print()
67
              self.dBeta = ("y" == input("(y) Check transistor tolerances or (
      n) assume nominal (y/n): ").lower())
              print()
              self.sigma = float(input("Neighbor Standard Deviation (recommend
70
       <1): "))
              print()
71
              print("Simulated Annealing")
72
              self.kAnnealing = int(input("Num steps per walk: "))
              self.nWalk = int(input("Num walks: "))
              self.T = float(input("Starting Temperature (recommend <30): "))</pre>
76
              print()
              print("Greedy Random Walk")
77
              self.kGreedy = int(input("Num steps: "))
80 single = singleton()
  4.6 graphing.py
import matplotlib.pyplot as plt
2 import numpy as np
3 import math
5 from PySpice.Probe.Plot import plot
7 # making bode plots
8 def bode_diagram(axes, frequency, gain, phase, **kwargs):
      bode_diagram_gain(axes[0], frequency, gain, **kwargs)
      bode_diagram_phase(axes[1], frequency, phase, **kwargs)
12 def bode_diagram_gain(axe, frequency, gain, **kwargs):
      axe.semilogx(frequency, gain, **kwargs)
13
      axe.grid(True)
14
      axe.grid(True, which='minor')
15
      axe.set_xlabel("Frequency [Hz]")
      axe.set_ylabel("Gain [dB]")
18
19 def bode_diagram_phase(axe, frequency, phase, **kwargs):
      axe.semilogx(frequency, phase, **kwargs)
20
      axe.set_ylim(-math.pi, math.pi)
2.1
      axe.grid(True)
22
      axe.grid(True, which='minor')
      axe.set_xlabel("Frequency [Hz]")
      axe.set_ylabel("Phase [rads]")
      # axe.set_yticks # Fixme:
26
      plt.yticks((-math.pi, -math.pi/2,0, math.pi/2, math.pi),
27
                     (r"\$-\pi, r"\$-frac{\pi}{2}\$", "0", r"\$frac{\pi}{2}\$",
     r"$\pi$"))
30 def make_bode_plot(analysis):
      figure, (ax1, ax2) = plt.subplots(2, figsize=(20, 10))
31
      plt.title("Bode Diagram of an Operational Amplifier")
32
      bode_diagram(axes=(ax1, ax2),
                   frequency = analysis.frequency,
34
                   gain=20*np.log10(np.absolute([x.value for x in np.absolute(
35
      analysis.AC_out)])),
                  phase=np.angle([x.value for x in np.absolute(analysis.AC_out
36
     )], deg=False),
                  marker='.',
37
```

```
color='blue',
38
                   linestyle='-',
39
40
      ax1.hlines([61.5,58.5],[0,0],[100*10**6,100*10**6])
      plt.tight_layout()
42
      plt.show()
43
45 colors = ["red", "green", "blue"]
46 label = ["Start", "SA", "GRW"]
48 def make_bode_plot_from_list(analysis_list):
      figure, (ax1, ax2) = plt.subplots(2, figsize=(20, 10))
      plt.title("Bode Diagram of an Operational Amplifier")
50
      for i, analysis in enumerate(analysis_list):
51
          bode_diagram(axes=(ax1, ax2),
52
                       frequency=analysis.frequency,
53
                       gain=20*np.log10([x.value for x in np.absolute(analysis.
      AC_out)]),
                       phase=np.angle([x.value for x in analysis.AC_out], deg=
55
      False),
                       marker='.',
56
                       color=colors[i],
57
58
                       label=label[i],
                       linestyle='--',
60
      ax1.hlines([61.5,58.5],[0,0],[100*10**6,100*10**6])
61
      ax1.legend()
62
      plt.tight_layout()
63
      plt.show()
64
66 def make_2d_plot(x, y):
      plt.plot(x,y, 'o')
67
      plt.show()
```