Resumen de las instrucciones del MIPS

Instrucciones a implementar

R-type

SLL, SRL, SRA, SLLV, SRLV, SRAV, ADDU, SUBU, AND, OR, XOR, NOR, SLT

I-Type

LB, LH, LW, LWU, LBU, LHU, SB, SH, SW ADDI, ANDI, ORI, XORI, LUI SLTI, BEQ, BNE, J, JAL

J-Type

JR, JALR

Significados:

R-Type:

- 1. SLL: Shift Word Left Logical.
- 2. SRL: Shift Word Right Logical.
- 3. SRA: Shift Word Right Arithmetic.
- 4. SLLV: Shift Word Left Logical Variable.

- 5. SRLV: Shift Word Right Logical Variable.
- 6. SRAV: Shift Word Right Arithmetic Variable.
- 7. ADDU: Add Unsigned Word.
- 8. SUBU: Subtract Unsigned Word.
- 9. AND: and.
- 10. OR: or.
- 11. XOR: exclusive or.
- 12. NOR: nor.
- 13. SLT: Set on Less Than.

J-Type:

- 1. JR: Jump Register.
- 2. JALR: Jump and Link Register.

I-Type:

- 1. LB: Load byte.
- 2. LH: Load Halfword.
- 3. LW: Load Word.
- 4. LWU: Load Word unsigned.
- 5. LBU: Load byte unsigned.
- 6. LHU: Load Halfword Unsigned.
- 7. SB: Store byte.
- 8. SH: Store HalfWord.
- 9. SW: Store Word.
- 10. ADDI: Add Immediate Word.
- 11. ANDI: And Immediate.
- 12. ORI: Or Immediate.
- 13. XORI: Exclusive Or Immediate.
- 14. LUI: Load Upper Immediate.
- 15. SLTI: Set on Less Than Immediate.
- 16. BEQ: Branch on Equal.
- 17. BNE: Branch on Not Equal.
- 18. J: Jump.

19. JAL: Jump and Link.

Sizes

Halfword: 2 bytes. Word: 4 bytes.

Descripción de instrucciones R-Type:

1. SLL: Shift Word Left Logical.

SLL Shift Word Left Logical 31 26 25 21 20 16 15 11 10 6 5 0 0 SLL 000000 SPECIAL rt rd sa 00000 000000 5 5 6 5 6

Format: SLL rd, rt, sa MIPS I

Purpose: To left shift a word by a fixed number of bits.

Description: $rd \leftarrow rt \ll sa$

The contents of the low-order 32-bit word of GPR rt are shifted left, inserting zeroes into the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by sa. If rd is a 64-bit register, the result word is sign-extended.

2. SRL: Shift Word Right Logical.

SRL

Shift Word Right Logical

31	26	25 21	20	16 15	11	10	6	5	0
(SPECIAL	00000	rt		rd	sa		SRL 000010	
36	6	5	5		5	5	- 0	6	7.70

Format: SRL rd, rt, sa MIPS I

Purpose: To logical right shift a word by a fixed number of bits.

Description: rd ← rt >> sa (logical)

The contents of the low-order 32-bit word of GPR rt are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by sa. If rd is a 64-bit register, the result word is sign-extended.


Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

3. SRA: Shift Word Right Arithmetic.

SRA

Shift Word Right Arithmetic



Format: SRA rd, rt, sa MIPS I

Purpose: To arithmetic right shift a word by a fixed number of bits.

Description: rd ← rt >> sa (arithmetic)

The contents of the low-order 32-bit word of GPR rt are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by sa. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

4. SLLV: Shift Word Left Logical Variable.

Shift Word Left Logical Variable

SLLV

31	26	25	21	20	16	15	1	11	10	6	5	0
	ECIAL 0000		rs	rt			rd		000	0 0 0	(SLLV 0 0 0 1 0 0
	6		5	5	į.		5	151	E	5		6

Format: SLLV rd, rt, rs MIPS I

Purpose: To left shift a word by a variable number of bits.

Description: $rd \leftarrow rt \ll rs$

The contents of the low-order 32-bit word of GPR rt are shifted left, inserting zeroes into the emptied bits; the result word is placed in GPR rd. The bit shift count is specified by the low-order five bits of GPR rs. If rd is a 64-bit register, the result word is sign-extended.

5. SRLV: Shift Word Right Logical Variable.

Shift Word Right Logical Variable

SRLV

31	26	25	21	20	16	15	11	10	6	5	0
SP 0 0 0	ECIAL 000	rs		rt		ro	t	00	0 0 0		SRLV 0110
35	6	5	j	5	Č	5			5		6

Format: SRLV rd, rt, rs MIPS I

Purpose: To logical right shift a word by a variable number of bits.

Description: $rd \leftarrow rt >> rs$ (logical)

The contents of the low-order 32-bit word of GPR rt are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by the low-order five bits of GPR rs. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

6. SRAV: Shift Word Right Arithmetic Variable.

Shift Word Right Arithmetic Variable

SRAV

31	26	25	21	20	16	15	11	10	6	5		0
	ECIAL 000		rs	rt		r	d	0000	0 0		RAV 0 1 1 1	
	6		5	5		5	i i	5			6	

Format: SRAV rd, rt, rs MIPS I

Purpose: To arithmetic right shift a word by a variable number of bits.

Description: $rd \leftarrow rt \gg rs$ (arithmetic)

The contents of the low-order 32-bit word of GPR rt are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by the low-order five bits of GPR rs. If rd is a 64-bit register, the result word is sign-extended.


Restrictions:

On 64-bit processors, if GPR rt does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

7. ADDU: Add Unsigned Word.

Add Unsigned Word

ADDU



Format: ADDU rd, rs, rt MIPS I

Purpose: To add 32-bit integers.

Description: rd ← rs + rt

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into GPR rd.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR rt or GPR rs do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif temp ←GPR[rs] + GPR[rt] GPR[rd]← sign_extend(temp_{31 0})

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

8. SUBU: Subtract Unsigned Word.

Subtract Unsigned Word

SUBU

31	26	25	21	20	16	15	11	10	6	5	0
	PECIAL 00000	1	rs	rt		n	d	0000	0 0		SUBU 100011
	6	-	5	5	7.0	5	8	5	7.0		6

Format: SUBU rd, rs, rt MIPS I

Purpose: To subtract 32-bit integers.

Description: rd ← rs - rt

The 32-bit word value in GPR rt is subtracted from the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into GPR rd.

No integer overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR rt or GPR rs do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endiftemp \leftarrow GPR[rs] - GPR[rt] GPR[rd] \leftarrow temp


Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

9. AND: and.



Format: AND rd, rs, rt MIPS I

Purpose: To do a bitwise logical AND.

Description: rd ← rs AND rt

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical AND operation. The result is placed into GPR rd.

10. OR: or.

OR											
31	26	25	21	20	16	15	11	10	6	5	0
	CIAL 000		rs	rt		ı	rd	000	000		OR 0 1 0 1
	6	774	5	5		5	5	5			6

Format: OR rd, rs, rt MIPS I

Purpose: To do a bitwise logical OR.

Description: rd ← rs OR rt

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical OR operation. The result is placed into GPR rd.

11. XOR: exclusive or.

XOI	R										Exclusive O
31	26	25	21	20	16	15	11	10	6	5	0
	ECIAL 0000		rs	rt		r	d	00	0 0 0		XOR 100110
	6	45	5	5		5	,		5	3	6

Format: XOR rd, rs, rt MIPS I

Purpose: To do a bitwise logical EXCLUSIVE OR.

Description: rd ← rs XOR rt

Combine the contents of GPR rs and GPR rt in a bitwise logical exclusive OR operation and place the result into GPR rd.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$

Exceptions:

None

12. NOR: nor.

Not O	r									N	OR
31	26	25	21	20	16	15	11	10	6	5	0
	ECIAL 0 0 0 0		rs	rt		r	d	000	000		DR 111
07745	6	30	5	5		5	;	- 5	,		6

Format: NOR rd, rs, rt MIPS I

Purpose: To do a bitwise logical NOT OR.

Description: rd ← rs NOR rt

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical NOR operation. The result is placed into GPR rd.

Restrictions:

13. SLT: Set on Less Than.

SLT									(Set On	Less Tha
31	26	25	21	20	16	15	11	10	6	5	0
	ECIAL 000		rs	rt			rd	000	0		SLT 1010
	6		5	5	1		5	5	5		6

Format: SLT rd, rs, rt MIPS I

Purpose: To record the result of a less-than comparison.

Description: $rd \leftarrow (rs < rt)$

Compare the contents of GPR *rs* and GPR *rt* as signed integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Descripción de instrucciones J-Type:

1. JR:

JR Jump Register 0 31 26 25 21 20 65 JR 001000 SPECIAL rs 000000 000 0000 0000 0000 6 6 5 15

Format: JR rs MIPS I

Purpose: To branch to an instruction address in a register.

Description: PC ← rs

Jump to the effective target address in GPR *rs.* Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

The effective target address in GPR rs must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

2. JALR:

JALR

Jump And Link Register

31	26	25	21	20	16	15	11	10	6	5	0
	ECIAL 000	r	's	000	00	r	d	000	00	0	JALR 001001
9	6	te .	5		5		,	5	1	2	6

Format: JALR rs (rd = 31 implied)

Format: JALR rd, rs MIPS I

Purpose: To procedure call to an instruction address in a register.

Description: rd ← return_addr, PC ← rs

Place the return address link in GPR rd. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call

Jump to the effective target address in GPR rs. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

Register specifiers rs and rd must not be equal, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

The effective target address in GPR rs must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

Operation:

I: temp \leftarrow GPR[rs] GPR[rd] \leftarrow PC + 8 I+1: PC \leftarrow temp

Exceptions:

None

Programming Notes:

This is the only branch-and-link instruction that can select a register for the return link; all other link instructions use GPR 31 The default register for GPR rd, if omitted in the assembly language instruction, is GPR 31.

Descripción de instrucciones I-Type:

1. LB: Load byte.

LB	}					1		Load Byte
31	26	25	21	20	16	15		0
1	LB 00000		base	rt	9		offset	
	6		5		5		16	

Format: LB rt, offset(base) MIPS I

Purpose: To load a byte from memory as a signed value.

Description: rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

None

Operation: 32-bit processors

 $\begin{array}{ll} vAddr \leftarrow sign_extend(offset) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD) \\ pAddr \leftarrow pAddr_{(PSIZE-1)...2} \parallel (pAddr_{1..0} \ xor \ ReverseEndian^2) \\ memword \leftarrow LoadMemory (uncached, BYTE, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{1...0} \ xor \ BigEndianCPU^2 \\ GPR[rt] \leftarrow sign_extend(memword_{7+8"byte...8"byte}) \end{array}$

Operation: 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, L O A D) \\ p A d d r \leftarrow p A d d r_{PS \mid ZE-1...3} \mid (p A d d r_{2..0} \ xor \ Reverse Endian^3) \\ mem d o u b l e \leftarrow L o a d Memory (uncached, B Y T E, p A d d r, v A d d r, D A T A) \\ b y t e \leftarrow v A d d r_{2...0} \ xor \ B ig Endian C P U^3 \\ G P R[rt] \leftarrow sign_extend(mem d o u b l e_{7+8"b y te..8"b y te.}) \\ \end{array}$

Exceptions:

TLB Refill, TLB Invalid Address Error

2. LH: Load Halfword.

Load F	lalfwor	d						LH
31	26	25	21	20	16	15		0
	LH 0 0 0 1	ba	ise	rt			offset	
	6		5	5			16	-

Format: LH rt, offset(base) MIPS I

Purpose: To load a halfword from memory as a signed value.

Description: rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the offset field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ Signal Exception(A d d ress Error) \ end if \\ (p A d d r, uncached) \leftarrow A d d ress Translation (v A d d r, D A T A, LOAD) \\ p A d d r \leftarrow p A d d r_{PS|ZE-1..2} \parallel (p A d d r_{1..0} \ xor (Reverse Endian \parallel 0)) \\ memword \leftarrow Load Memory (uncached, HALFWORD, p A d d r, v A d d r, D A T A) \\ byte \leftarrow v A d d r_{1..0} \ xor (Big Endian C P U \parallel 0) \\ G P R[rt] \leftarrow sign\_extend(memword_{15+8"byte..8"} \ byte) \\ \end{array}
```


Operation: 64-bit processors

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0) \neq 0 \ then \ SignalException(AddressError) \ endif \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA, LOAD) \\ pAddr \leftarrow \ pAddr_{PS|ZE-1..3} \parallel (pAddr_{2..0} \ xor \ (ReverseEndian \parallel 0)) \\ memdouble \leftarrow LoadMemory \ (uncached, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{2..0} \ xor \ (BigEndianCPU^2 \parallel 0) \\ GPR[rt] \leftarrow sign\_extend(memdouble_{15+8"byte..8"} \ byte) \\ \end{array}
```

Exceptions:

TLB Refill , TLB Invalid Bus Error Address Error

3. LW: Load Word.



Format: LW rt, offset(base) MIPS I

Purpose: To load a word from memory as a signed value.

Description: rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the offset field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

```
 \begin{tabular}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_{1..0}) \neq 0^2 then SignalException(AddressError) endif \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD) \\ memword \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA) \\ GPR[rt] \leftarrow memword \\ \end{tabular}
```


Operation: 64-bit processors

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ endif \\ (pAddr, \ uncached) \leftarrow AddressTranslation \ (vAddr, \ DATA, \ LOAD) \\ pAddr \leftarrow pAddr_{PSIZE-1..3} \parallel (pAddr_{2..0} \ xor \ (ReverseEndian \parallel 0^2)) \\ memdouble \leftarrow LoadMemory \ (uncached, \ WORD, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2..0} \ xor \ (BigEndianCPU \parallel 0^2) \\ GPR[rt] \leftarrow sign\_extend(memdouble_{31+8"byte..8"byte}) \end{array}
```

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error

4. LWU: Load Word unsigned.



Format: LWU rt, offset(base) MIPS III

Purpose: To load a word from memory as an unsigned value.

Description: rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the offset field must be zero. If they are not, the result of the instruction is undefined.

Operation: 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ Signal Exception(A d d ress Error) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ress Translation (v A d d r, \ DATA, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...3} \parallel (p A d d r_{2...0} \ xor \ (Reverse End ian \parallel 0^2)) \\ mem double \leftarrow Load Memory \ (uncached, \ WORD, \ p A d d r, \ v A d d r, \ DATA) \\ byte \leftarrow v A d d r_{2...0} \ xor \ (Big End ian C P U \parallel 0^2) \\ G P R[rt] \leftarrow 0^{32} \parallel mem double_{31+8} \ byte...8 \ byt$

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Reserved Instruction

5. LBU: Load byte unsigned.

Format: LBU rt, offset(base) MIPS I

Purpose: To load a byte from memory as an unsigned value.

Description: rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

None

Operation: 32-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, L O A D) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...2} \parallel (p A d d r_{1...0} \ xor \ Reverse Endian^2) \\ memword \leftarrow Load Memory (uncached, BYTE, p A d d r, v A d d r, D A T A) \\ byte \leftarrow v A d d r_{1...0} \ xor \ Big Endian C P U^2 \\ GPR[rt] \leftarrow zero_extend (memword_{7+8"} \ byte...8" \ byte) \\ \end{array}$

Operation: 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...3} \parallel (p A d d r_{2...0} \ xor \ ReverseEndian^3) \\ mem d o u b l e \leftarrow Load Memory (uncached, BYTE, p A d d r, v A d d r, D A T A) \\ b y t e \leftarrow v A d d r_{2...0} \ xor \ B ig Endian C P U^3 \\ G P R[rt] \leftarrow z e ro_extend (mem d o u b l e_{7+8}^{\circ} \ b y t e_{-8}^{\circ} \end{array}$

Exceptions:

TLB Refill, TLB Invalid Address Error

6. LHU: Load Halfword Unsigned.

LHU	J			Load Halfword Unsig				
31	26	25	21	20	16	15	101107000000	0
	HU 0 1 0 1		base	п			offset	
	6		5		5		16	9.

Format: LHU rt, offset(base) MIPS I

Purpose: To load a halfword from memory as an unsigned value.

Description: rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the offset field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0) \neq 0 \ then \ SignalException(AddressError) \ endif \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD) \\ pAddr \leftarrow \ pAddr_{PSiZE} = 1..2 \ || \ (pAddr_{1..0} \ xor \ (ReverseEndian \ || \ 0)) \\ memword \leftarrow LoadMemory \ (uncached, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{1..0} \ xor \ (BigEndianCPU \ || \ 0) \\ GPR[rt] \leftarrow zero\_extend(memword_{1S+8"byte}.8"byte) \end{array}
```

Operation: 64-bit processors

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0) \neq 0 \ then \ SignalException(AddressError) \ endif \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD) \\ pAddr \leftarrow \ pAddr_{PSIZE-1..3} \parallel (pAddr_{2..0} \ xor \ (ReverseEndian^2 \parallel 0)) \\ memdouble \leftarrow LoadMemory \ (uncached, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{2..0} \ xor \ (BigEndianCPU^2 \parallel 0) \\ GPR[rt] \leftarrow zero\_extend(memdouble_{15+8"byte..8"byte}) \end{array}
```

Exceptions:

TLB Refill, TLB Invalid Address Error

7. SB: Store byte.

Store E	Byte			SB				
31	26	25	21	20	16	15		0
	B 000	b	ase	rt			offset	
	6	75	5	5	1		16	- 2

Format: SB rt, offset(base) MIPS I

Purpose: To store a byte to memory.

Description: memory[base+offset] ← rt

The least-significant 8-bit byte of GPR rt is stored in memory at the location specified by the effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

None

Operation: 32-bit processors

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1.2</sub> || (pAddr<sub>1..0</sub> xor ReverseEndian<sup>2</sup>)
byte ← vAddr<sub>1..0</sub> xor BigEndianCPU<sup>2</sup>
dataword ← GPR[rt]<sub>31-8</sub>-byte...0 || 08*byte
StoreMemory (uncached, BYTE, dataword, pAddr, vAddr, DATA)
```

Operation: 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, S T O R E) \\ p A d d r \leftarrow p A d d r_{PS|ZE-1..3} || (p A d d r_{2..0} x or R everse Endian^3) \\ byte \leftarrow v A d d r_{2..0} x or Big Endian C P U^3 \\ datadouble \leftarrow G P R[rt]_{63-8"byte..0} || 0^8"byte \\ Store Memory (uncached, B Y T E, datadouble, p A d d r, v A d d r, D A T A) \\ \end{array}
```

Exceptions:

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error

8. SH: Store HalfWord.

Store I	Halfwor	d			SH			
31	26	25	21	20	16	15		0
10	SH 1 0 0 1	ba	ase	rt			offset	
	6		5	5			16	

Format: SH rt, offset(base) MIPS I

Purpose: To store a halfword to memory.

Description: memory[base+offset] ← rt

The least-significant 16-bit halfword of register rt is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the offset field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0) \neq 0 \ then \ SignalException(AddressError) \ endif \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) \\ pAddr \leftarrow pAddr_{PSIZE-1..2} \parallel (pAddr_{1..0} \ xor \ (ReverseEndian \parallel 0)) \\ byte \leftarrow vAddr_{1..0} \ xor \ (BigEndianCPU \parallel 0) \\ dataword \leftarrow GPR[rt]_{31-8"byte..0} \parallel 08"byte \\ StoreMemory \ (uncached, HALFWORD, dataword, pAddr, vAddr, DATA) \\ \end{array}
```

Operation: 64-bit processors

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0) \neq 0 \ then \ SignalException(AddressError) \ endif \\ (pAddr, \ uncached) \leftarrow AddressTranslation (vAddr, \ DATA, \ STORE) \\ pAddr \leftarrow pAddr_{PSIZE-1..3} \parallel (pAddr_{2..0} \ xor \ (ReverseEndian^2 \parallel 0)) \\ byte \leftarrow vAddr_{2..0} \ xor \ (BigEndianCPU^2 \parallel 0) \\ datadouble \leftarrow GPR[rt]_{63-8"byte..0} \parallel 0^{8"byte} \\ StoreMemory \ (uncached, \ HALFWORD, \ datadouble, \ pAddr, \ vAddr, \ DATA) \\ \end{array}
```

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error

9. SW: Store Word.

S	W	Store Word						
31	26	25	21	20	16	15		0
	SW 101011		base	rt	ä		offset	
	6		5	5	Ĕ.		16	

Format: SW rt, offset(base) MIPS I

Purpose: To store a word to memory.

Description: memory[base+offset] ← rt

The least-significant 32-bit word of register rt is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the offset field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit Processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ Signal Exception(Address Error) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ress Translation \ (v A d d r, \ D A T A, \ S T O R E) \\ dataword \leftarrow GPR[rt] \\ Store Memory \ (uncached, \ W O R D, \ dataword, \ p A d d r, \ v A d d r, \ D A T A) \\ \end{array}$

Operation: 64-bit Processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ Signal Exception(A d d ress Error) \ end if \\ (p A d d r, uncached) \leftarrow A d d ress Translation (v A d d r, D A T A, S T O R E) \\ p A d d r \leftarrow p A d d r_{p S \mid ZE-1..3} \mid\mid (p A d d r_{2..0} \ xor \ (Reverse Endian \mid\mid 0^2) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ (Big Endian C P U \mid\mid 0^2) \\ d a t a d o u b le \leftarrow G P R[rt]_{63-8"b y te} \mid\mid 0^{8"b y te} \\ S t o r e Memory \ (uncached, WORD, datadouble, p A d d r, v A d d r, D A T A) \\ \end{array}$

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error

ADDI: Add Immediate Word.

Add Immediate Word

•	-
Δ	
_	-

31	26	25	21	20	16	15		0
	DDI 000	r	5	rt			immediate	
	6		5	5	7.0		16	200

Format: ADDI rt, rs, immediate MIPS I

Purpose: To add a constant to a 32-bit integer. If overflow occurs, then trap.

Description: rt ← rs + immediate

The 16-bit signed immediate is added to the 32-bit value in GPR rs to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR rt.

Restrictions:

On 64-bit processors, if GPR rs does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs])) then UndefinedResult() endif

temp ←GPR[rs] + sign_extend(immediate)

if (32_bit_arithmetic_overflow) then

SignalException(IntegerOverflow)

else

GPR[rt] ←sign_extend(temp<sub>31..0</sub>)

endif
```


Exceptions:

Integer Overflow

Programming Notes:

ADDIU performs the same arithmetic operation but, does not trap on overflow.

11. ANDI: And Immediate.



Format: ANDI rt, rs, immediate MIPS I

Purpose: To do a bitwise logical AND with a constant.

Description: rt ← rs AND immediate

The 16-bit immediate is zero-extended to the left and combined with the contents of GPR rs in a bitwise logical AND operation. The result is placed into GPR rt.

Restrictions:

None


Operation:

 $GPR[rt] \leftarrow zero_extend(immediate)$ and GPR[rs]

Exceptions:

None

12. ORI: Or Immediate.



Format: ORI rt, rs, immediate MIPS I

Purpose: To do a bitwise logical OR with a constant.

Description: rd ← rs OR immediate

The 16-bit immediate is zero-extended to the left and combined with the contents of GPR rs in a bitwise logical OR operation. The result is placed into GPR rt.

Restrictions:

None


Operation:

 $GPR[rt] \leftarrow zero_extend(immediate)$ or GPR[rs]

Exceptions:

None

13. XORI: Exclusive Or Immediate.



Format: XORI rt, rs, immediate MIPS I

Purpose: To do a bitwise logical EXCLUSIVE OR with a constant.

Description: rt ← rs XOR immediate

Combine the contents of GPR rs and the 16-bit zero-extended immediate in a bitwise logical exclusive OR operation and place the result into GPR rt.

Restrictions:

None

Operation:

 $\mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{GPR}[\mathsf{rs}] \; \mathsf{xor} \; \mathsf{zero_extend}(\mathsf{immediate})$

Exceptions:

None

14. LUI: Load Upper Immediate.

Format: LUI rt, immediate MIPS I

Purpose: To load a constant into the upper half of a word.

Description: rt ← immediate || 0¹⁶

The 16-bit immediate is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is sign-extended and placed into GPR rt.

Restrictions:

None

Operation:

GPR[rt] ← sign_extend(immediate || 0¹⁶)

Exceptions:

None

15. SLTI: Set on Less Than Immediate.

Set on Less Than Immediate 31 26 25 21 20 16 15 0 SLTI rs rt immediate 0 0 0 16 15 16

Format: SLTI rt, rs, immediate MIPS I

Purpose: To record the result of a less-than comparison with a constant.

Description: rt ← (rs < immediate)

Compare the contents of GPR rs and the 16-bit signed *immediate* as signed integers and record the Boolean result of the comparison in GPR rt. If GPR rs is less than *immediate* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
\begin{split} &\text{if GPR[rs]} < \text{sign\_extend(immediate) then} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} || \ 1 \\ &\text{else} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ &\text{endif} \end{split}
```

Exceptions:

None

16. BEQ: Branch on Equal.

BEQ Branch on Equal 31 26 25 21 20 16 15 0 BEQ rs rt offset offset 6 5 5 16

Format: BEQ rs, rt, offset MIPS I

Purpose: To compare GPRs then do a PC-relative conditional branch.

Description: if (rs = rt) then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

```
I: tgt_offset ← sign_extend(offset || 0<sup>2</sup>)
condition ← (GPR[rs] = GPR[rt])

I+1: if condition then
PC ← PC + tgt_offset
endif
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

17. BNE: Branch on Not Equal.

BNI	E			Branch on Not Eq				
31	26	25	21	20	16	15		0
	NE 0 1 0 1		rs	rt			offset	
	6	•	5	5			16	

Format: BNE rs, rt, offset MIPS I

Purpose: To compare GPRs then do a PC-relative conditional branch.

Description: if (rs # rt) then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

```
 \begin{split} I\colon & \text{ tgt\_offset} \leftarrow \text{sign\_extend}(\text{offset} \parallel 0^2) \\ & \text{ condition} \leftarrow (\text{GPR[rs]} \neq \text{GPR[rt]}) \\ I+1\colon \text{if condition then} \\ & \text{PC} \leftarrow \text{PC} + \text{tgt\_offset} \\ & \text{ endif} \\ \end{split}
```


Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

18. J: Jump.



Format: J target MIPS I

Purpose: To branch within the current 256 MB aligned region.

Description:

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the <code>instr_index</code> field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

None

Operation:

Ŀ

I+1: PC ← PC_{GPRLEN_28} || instr_index || 0²

Exceptions:

None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.

19. JAL: Jump and Link.

Jump And Link 31 26 25 0 JAL 0 0 0 0 1 1 6 26

Format: JAL target MIPS I

Purpose: To procedure call within the current 256 MB aligned region.

Description:

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the instr_index field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

None

Operation:

I: GPR[31] ← PC + 8

I+1: PC ← PC_{GPRLEN..28} || instr_index || 0²

Exceptions:

None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256~MB region and can therefore only branch to the following 256~MB region containing the branch delay slot.