

Resumen de las instrucciones del MIPS

Instrucciones a implementar

- R-type

SLL, SRL, SRA, SLLV, SRLV, SRAV, ADDU, SUBU, AND, OR, XOR, NOR, SLT

- I-Type

LB, LH, LW, LWU, LBU, LHU, SB, SH, SW
ADDI, ANDI, ORI, XORI, LUI
SLTI, BEQ, BNE, J, JAL

- J-Type

JR, JALR

Significados:

R-Type:

1. SLL: Shift Word Left Logical.
2. SRL: Shift Word Right Logical.
3. SRA: Shift Word Right Arithmetic.
4. SLLV: Shift Word Left Logical Variable.

5. SRLV: Shift Word Right Logical Variable.
6. SRAV: Shift Word Right Arithmetic Variable.
7. ADDU: Add Unsigned Word.
8. SUBU: Subtract Unsigned Word.
9. AND: and.
10. OR: or.
11. XOR: exclusive or.
12. NOR: nor.
13. SLT: Set on Less Than.

J-Type:

1. JR: Jump Register.
2. JALR: Jump and Link Register.

I-Type:

1. LB: Load byte.
2. LH: Load Halfword.
3. LW: Load Word.
4. LWU: Load Word unsigned.
5. LBU: Load byte unsigned.
6. LHU: Load Halfword Unsigned.
7. SB: Store byte.
8. SH: Store HalfWord.
9. SW: Store Word.
10. ADDI: Add Immediate Word.
11. ANDI: And Immediate.
12. ORI: Or Immediate.
13. XORI: Exclusive Or Immediate.
14. LUI: Load Upper Immediate.
15. SLTI: Set on Less Than Immediate.
16. BEQ: Branch on Equal.
17. BNE: Branch on Not Equal.
18. J: Jump.

19. JAL: Jump and Link.

Sizes

Halfword: 2 bytes.

Word: 4 bytes.

Descripción de instrucciones R-Type:

1. SLL: Shift Word Left Logical.

SLL

Shift Word Left Logical

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 000000						0 00000	rt		rd		sa 00000
6						5	5		5		6

Format: SLL rd, rt, sa

MIPS I

Purpose: To left shift a word by a fixed number of bits.

Description: $rd \leftarrow rt \ll sa$

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeroes into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

2. SRL: Shift Word Right Logical.

SRL

Shift Word Right Logical

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 000000						0 00000		rt	rd	sa	SRL 000010
6						5		5	5	5	6

Format: SRL rd, rt, sa

MIPS I

Purpose: To logical right shift a word by a fixed number of bits.

Description: $rd \leftarrow rt \gg sa$ (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

3. SRA: Shift Word Right Arithmetic.

SRA

Shift Word Right Arithmetic

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 000000						0 00000		rt	rd	sa	SRA 000011
6						5		5	5	5	6

Format: SRA rd, rt, sa

MIPS I

Purpose: To arithmetic right shift a word by a fixed number of bits.

Description: $rd \leftarrow rt \gg sa$ (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

4. SLLV: Shift Word Left Logical Variable.

Shift Word Left Logical Variable

SLLV

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 000000						rs		rt		rd	
000000						0		00000		SLLV 000100	
6						5		5		5	

Format: SLLV rd, rt, rs

MIPS I

Purpose: To left shift a word by a variable number of bits.

Description: $rd \leftarrow rt \ll rs$

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeroes into the emptied bits; the result word is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

5. SRLV: Shift Word Right Logical Variable.

Shift Word Right Logical Variable

SRLV

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 000000						rs		rt		rd	
000000						0		00000		SRLV 000110	
6						5		5		5	

Format: SRLV rd, rt, rs

MIPS I

Purpose: To logical right shift a word by a variable number of bits.

Description: $rd \leftarrow rt \gg rs$ (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

6. SRAV: Shift Word Right Arithmetic Variable.

Shift Word Right Arithmetic Variable

SRAV

31	26	25	21	20	16	15	11	10	6	5	0				
SPECIAL 0 0 0 0 0 0						rs		rt		rd		0 0 0 0 0 0		SRAV 0 0 0 1 1 1	
6						5		5		5		5		6	

Format: SRAV rd, rt, rs**MIPS I****Purpose:** To arithmetic right shift a word by a variable number of bits.**Description:** $rd \leftarrow rt \gg rs$ (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

7. ADDU: Add Unsigned Word.

Add Unsigned Word

ADDU

31	26	25	21	20	16	15	11	10	6	5	0				
SPECIAL 0 0 0 0 0 0						rs		rt		rd		0 0 0 0 0 0		ADDU 1 0 0 0 0 1	
6						5		5		5		5		6	

Format: ADDU rd, rs, rt**MIPS I****Purpose:** To add 32-bit integers.**Description:** $rd \leftarrow rs + rt$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif
temp ← GPR[rs] + GPR[rt]
GPR[rd] ← sign_extend(temp31..0)
```


Exceptions:

None

Programming Notes:

The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as “C” language arithmetic.

8. SUBU: Subtract Unsigned Word.



Format: SUBU rd, rs, rt

MIPS I

Purpose: To subtract 32-bit integers.

Description: $rd \leftarrow rs - rt$

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No integer overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif
temp ← GPR[rs] - GPR[rt]
GPR[rd] ← temp
```


Exceptions:

None

Programming Notes:

The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as “C” language arithmetic.

9. AND: and.



Format: AND rd, rs, rt

MIPS I

Purpose: To do a bitwise logical AND.

Description: $rd \leftarrow rs \text{ AND } rt$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical AND operation. The result is placed into GPR *rd*.

10. OR: or.

OR

Or

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0						rs		rt		rd	
6						5		5		5	
						0 0 0 0 0 0		OR 1 0 0 1 0 1			
						5		6			

Format: OR rd, rs, rt

MIPS I

Purpose: To do a bitwise logical OR.

Description: $rd \leftarrow rs \text{ OR } rt$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical OR operation. The result is placed into GPR *rd*.

11. XOR: exclusive or.

XOR

Exclusive OR

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0						rs		rt		rd	
6						5		5		5	
						0 0 0 0 0 0		XOR 1 0 0 1 1 0			
						5		6			

Format: XOR rd, rs, rt

MIPS I

Purpose: To do a bitwise logical EXCLUSIVE OR.

Description: $rd \leftarrow rs \text{ XOR } rt$

Combine the contents of GPR *rs* and GPR *rt* in a bitwise logical exclusive OR operation and place the result into GPR *rd*.

Restrictions:

None


Operation:

$GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$

Exceptions:

None

12. NOR: nor.



Format: NOR rd, rs, rt **MIPS I**


Purpose: To do a bitwise logical NOT OR.

Description: $rd \leftarrow rs \text{ NOR } rt$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical NOR operation. The result is placed into GPR *rd*.

Restrictions:

13. SLT: Set on Less Than.



Format: SLT rd, rs, rt **MIPS I**

Purpose: To record the result of a less-than comparison.

Description: $rd \leftarrow (rs < rt)$

Compare the contents of GPR *rs* and GPR *rt* as signed integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt* the result is 1 (true), otherwise 0 (false).


The arithmetic comparison does not cause an Integer Overflow exception.

Descripción de instrucciones J-Type:

1. JR:

Jump Register

JR



Format: JR rs

MIPS I

Purpose: To branch to an instruction address in a register.

Description: $PC \leftarrow rs$

Jump to the effective target address in GPR *rs*. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

2. JALR:

JALR

Jump And Link Register

31	26	25	21	20	16	15	11	10	6	5	0		
SPECIAL 000000						rs		000000		rd		JALR 001001	
6						5		5		5		6	

Format: JALR rs (rd = 31 implied)

Format: JALR rd, rs

MIPS I

Purpose: To procedure call to an instruction address in a register.

Description: $rd \leftarrow \text{return_addr}$, $PC \leftarrow rs$

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

Jump to the effective target address in GPR *rs*. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

Operation:

I: $\text{temp} \leftarrow \text{GPR}[rs]$
 $\text{GPR}[rd] \leftarrow PC + 8$
 I+1: $PC \leftarrow \text{temp}$

Exceptions:

None

Programming Notes:


This is the only branch-and-link instruction that can select a register for the return link; all other link instructions use GPR 31. The default register for GPR *rd*, if omitted in the assembly language instruction, is GPR 31.

Descripción de instrucciones I-Type:

1. LB: Load byte.

LB

Load Byte



Format: LB rt, offset(base)

MIPS I

Purpose: To load a byte from memory as a signed value.

Description: $rt \leftarrow \text{memory}[\text{base} + \text{offset}]$

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr[PSIZE-1..2] || (pAddr[1..0] xor ReverseEndian2)
memword ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)
byte ← vAddr[1..0] xor BigEndianCPU2
GPR[rt] ← sign_extend(memword[7+8*byte..8*byte])
    
```

Operation: 64-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr[PSIZE-1..3] || (pAddr[2..0] xor ReverseEndian3)
memdouble ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)
byte ← vAddr[2..0] xor BigEndianCPU3
GPR[rt] ← sign_extend(memdouble[7+8*byte..8*byte])
    
```


Exceptions:

TLB Refill, TLB Invalid
Address Error

2. LH: Load Halfword.

Load Halfword

LH



Format: LH rt, offset(base)

MIPS I

Purpose: To load a halfword from memory as a signed value.

Description: $rt \leftarrow \text{memory}[\text{base} + \text{offset}]$

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr)₀ ≠ 0 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddrₚₛᵢᶻᵉ - 1..2 || (pAddr₁..₀ xor (ReverseEndian || 0))
memword ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr₁..₀ xor (BigEndianCPU || 0)
GPR[rt] ← sign_extend(memword₁₅+8*byte..8*byte)
    
```

Operation: 64-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr)₀ ≠ 0 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddrₚₛᵢᶻᵉ - 1..3 || (pAddr₂..₀ xor (ReverseEndian || 0))
memdouble ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr₂..₀ xor (BigEndianCPU² || 0)
GPR[rt] ← sign_extend(memdouble₁₅+8*byte..8*byte)
    
```


Exceptions:

TLB Refill, TLB Invalid
Bus Error
Address Error

3. LW: Load Word.

LW

Load Word

**Format:** LW rt, offset(base)**MIPS I****Purpose:** To load a word from memory as a signed value.**Description:** $rt \leftarrow \text{memory}[\text{base} + \text{offset}]$

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr1:0) ≠ 02 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation(vAddr, DATA, LOAD)
memword ← LoadMemory(uncached, WORD, pAddr, vAddr, DATA)
GPR[rt] ← memword

```

Operation: 64-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr1:0) ≠ 02 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation(vAddr, DATA, LOAD)
pAddr ← pAddrSIZE-1:3 || (pAddr2:0 xor (ReverseEndian || 02))
memdouble ← LoadMemory(uncached, WORD, pAddr, vAddr, DATA)
byte ← vAddr2:0 xor (BigEndianCPU || 02)
GPR[rt] ← sign_extend(memdouble31+8*byte..8*byte)

```


Exceptions:

TLB Refill, TLB Invalid
 Bus Error
 Address Error

4. LWU: Load Word unsigned.

LWU

Load Word Unsigned



Format: LWU *rt*, *offset*(*base*)

MIPS III

Purpose: To load a word from memory as an unsigned value.

Description: $rt \leftarrow \text{memory}[\text{base} + \text{offset}]$

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 64-bit processors

```
vAddr ← sign_extend(offset) + GPR[base]
if (vAddr1:0) ≠ 02 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddrPSIZE-1:3 || (pAddr2:0 xor (ReverseEndian || 02))
memdouble ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
byte ← vAddr2:0 xor (BigEndianCPU || 02)
GPR[rt] ← 032 || memdouble31+8*byte..8*byte
```


Exceptions:

- TLB Refill, TLB Invalid
- Bus Error
- Address Error
- Reserved Instruction

5. LBU: Load byte unsigned.

Load Byte Unsigned

LBU



Format: LBU rt, offset(base)

MIPS I

Purpose: To load a byte from memory as an unsigned value.

Description: $rt \leftarrow \text{memory}[\text{base} + \text{offset}]$

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

$vAddr \leftarrow \text{sign_extend}(\text{offset}) + \text{GPR}[\text{base}]$
 $(pAddr, \text{uncached}) \leftarrow \text{AddressTranslation}(vAddr, \text{DATA}, \text{LOAD})$
 $pAddr \leftarrow pAddr_{\text{PSize}-1..2} \parallel (pAddr_{1..0} \text{ xor ReverseEndian}^2)$
 $\text{memword} \leftarrow \text{LoadMemory}(\text{uncached}, \text{BYTE}, pAddr, vAddr, \text{DATA})$
 $\text{byte} \leftarrow vAddr_{1..0} \text{ xor BigEndianCPU}^2$
 $\text{GPR}[rt] \leftarrow \text{zero_extend}(\text{memword}_{7+8 \cdot \text{byte}..8 \cdot \text{byte}})$

Operation: 64-bit processors

$vAddr \leftarrow \text{sign_extend}(\text{offset}) + \text{GPR}[\text{base}]$
 $(pAddr, \text{uncached}) \leftarrow \text{AddressTranslation}(vAddr, \text{DATA}, \text{LOAD})$
 $pAddr \leftarrow pAddr_{\text{PSize}-1..3} \parallel (pAddr_{2..0} \text{ xor ReverseEndian}^3)$
 $\text{memdouble} \leftarrow \text{LoadMemory}(\text{uncached}, \text{BYTE}, pAddr, vAddr, \text{DATA})$
 $\text{byte} \leftarrow vAddr_{2..0} \text{ xor BigEndianCPU}^3$
 $\text{GPR}[rt] \leftarrow \text{zero_extend}(\text{memdouble}_{7+8 \cdot \text{byte}..8 \cdot \text{byte}})$


Exceptions:

TLB Refill, TLB Invalid
 Address Error

6. LHU: Load Halfword Unsigned.

LHU

Load Halfword Unsigned



Format: LHU *rt*, offset(*base*)

MIPS I

Purpose: To load a halfword from memory as an unsigned value.

Description: $rt \leftarrow \text{memory}[\text{base} + \text{offset}]$

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr0) ≠ 0 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddrPSIZE-1:2 || (pAddr1:0 xor (ReverseEndian || 0))
memword ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr1:0 xor (BigEndianCPU || 0)
GPR[rt] ← zero_extend(memword15:8*byte..8*byte)
    
```

Operation: 64-bit processors


```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr0) ≠ 0 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddrPSIZE-1:3 || (pAddr2:0 xor (ReverseEndian2 || 0))
memdouble ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr2:0 xor (BigEndianCPU2 || 0)
GPR[rt] ← zero_extend(memdouble15:8*byte..8*byte)
    
```

Exceptions:

TLB Refill, TLB Invalid
Address Error

7. SB: Store byte.

Store Byte**SB****Format:** SB rt, offset(base)**MIPS I****Purpose:** To store a byte to memory.**Description:** $\text{memory}[\text{base} + \text{offset}] \leftarrow \text{rt}$

The least-significant 8-bit byte of GPR *rt* is stored in memory at the location specified by the effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

$\text{vAddr} \leftarrow \text{sign_extend}(\text{offset}) + \text{GPR}[\text{base}]$
 $(\text{pAddr}, \text{uncached}) \leftarrow \text{AddressTranslation}(\text{vAddr}, \text{DATA}, \text{STORE})$
 $\text{pAddr} \leftarrow \text{pAddr}_{\text{pSIZE}-1..2} \parallel (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2)$
 $\text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2$
 $\text{dataword} \leftarrow \text{GPR}[\text{rt}]_{31-8*\text{byte}..0} \parallel 0^{8*\text{byte}}$
 $\text{StoreMemory}(\text{uncached}, \text{BYTE}, \text{dataword}, \text{pAddr}, \text{vAddr}, \text{DATA})$

Operation: 64-bit processors

$\text{vAddr} \leftarrow \text{sign_extend}(\text{offset}) + \text{GPR}[\text{base}]$
 $(\text{pAddr}, \text{uncached}) \leftarrow \text{AddressTranslation}(\text{vAddr}, \text{DATA}, \text{STORE})$
 $\text{pAddr} \leftarrow \text{pAddr}_{\text{pSIZE}-1..3} \parallel (\text{pAddr}_{2..0} \text{ xor ReverseEndian}^3)$
 $\text{byte} \leftarrow \text{vAddr}_{2..0} \text{ xor BigEndianCPU}^3$
 $\text{datadouble} \leftarrow \text{GPR}[\text{rt}]_{63-8*\text{byte}..0} \parallel 0^{8*\text{byte}}$
 $\text{StoreMemory}(\text{uncached}, \text{BYTE}, \text{datadouble}, \text{pAddr}, \text{vAddr}, \text{DATA})$


Exceptions:

TLB Refill, TLB Invalid
 TLB Modified
 Bus Error
 Address Error

8. SH: Store HalfWord.

Store Halfword

SH



Format: SH rt, offset(base)

MIPS I

Purpose: To store a halfword to memory.

Description: $\text{memory}[\text{base} + \text{offset}] \leftarrow \text{rt}$

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr0) ≠ 0 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation(vAddr, DATA, STORE)
pAddr ← pAddrPSIZE-1..2 || (pAddr1..0 xor (ReverseEndian || 0))
byte ← vAddr1..0 xor (BigEndianCPU || 0)
dataword ← GPR[rt]31-8*byte..0 || 08*byte
StoreMemory(uncached, HALFWORD, dataword, pAddr, vAddr, DATA)
    
```

Operation: 64-bit processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr0) ≠ 0 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation(vAddr, DATA, STORE)
pAddr ← pAddrPSIZE-1..3 || (pAddr2..0 xor (ReverseEndian2 || 0))
byte ← vAddr2..0 xor (BigEndianCPU2 || 0)
datadouble ← GPR[rt]63-8*byte..0 || 08*byte
StoreMemory(uncached, HALFWORD, datadouble, pAddr, vAddr, DATA)
    
```


Exceptions:

TLB Refill, TLB Invalid
TLB Modified
Address Error

9. SW: Store Word.

SW

Store Word

**Format:** SW rt, offset(base)**MIPS I****Purpose:** To store a word to memory.**Description:** $\text{memory}[\text{base} + \text{offset}] \leftarrow \text{rt}$

The least-significant 32-bit word of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit Processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr1:0) ≠ 02 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE)
dataword ← GPR[rt]
StoreMemory (uncached, WORD, dataword, pAddr, vAddr, DATA)

```

Operation: 64-bit Processors

```

vAddr ← sign_extend(offset) + GPR[base]
if (vAddr1:0) ≠ 02 then SignalException(AddressError) endif
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddrpsize-1:3 || (pAddr2:0 xor (ReverseEndian || 02))
byte ← vAddr2:0 xor (BigEndianCPU || 02)
datadouble ← GPR[rt]63:8*byte || 08*byte
StoreMemory (uncached, WORD, datadouble, pAddr, vAddr, DATA)

```


Exceptions:

TLB Refill, TLB Invalid
 TLB Modified
 Address Error

10. ADDI: Add Immediate Word.

Add Immediate Word

ADDI



Format: ADDI *rt*, *rs*, *immediate*

MIPS I

Purpose: To add a constant to a 32-bit integer. If overflow occurs, then trap.

Description: $rt \leftarrow rs + \text{immediate}$

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rt*.

Restrictions:

On 64-bit processors, if GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```

if (NotWordValue(GPR[rs])) then UndefinedResult() endif
temp  $\leftarrow$  GPR[rs] + sign_extend(immediate)
if (32_bit_arithmetic_overflow) then
    SignalException(IntegerOverflow)
else
    GPR[rt]  $\leftarrow$  sign_extend(temp31..0)
endif
    
```

Exceptions:

Integer Overflow


Programming Notes:

ADDIU performs the same arithmetic operation but, does not trap on overflow.

11. ANDI: And Immediate.

And Immediate

ANDI



Format: ANDI *rt*, *rs*, *immediate*

MIPS I

Purpose: To do a bitwise logical AND with a constant.

Description: $rt \leftarrow rs \text{ AND } \text{immediate}$

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical AND operation. The result is placed into GPR *rt*.

Restrictions:

None


Operation:

$GPR[rt] \leftarrow \text{zero_extend}(\text{immediate}) \text{ and } GPR[rs]$

Exceptions:

None

12. ORI: Or Immediate.



Format: ORI rt, rs, immediate

MIPS I

Purpose: To do a bitwise logical OR with a constant.

Description: $rd \leftarrow rs \text{ OR immediate}$

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical OR operation. The result is placed into GPR *rt*.

Restrictions:

None


Operation:

$GPR[rt] \leftarrow \text{zero_extend}(\text{immediate}) \text{ or } GPR[rs]$

Exceptions:

None

13. XORI: Exclusive Or Immediate.



Format: XORI rt, rs, immediate

MIPS I

Purpose: To do a bitwise logical EXCLUSIVE OR with a constant.

Description: $rt \leftarrow rs \text{ XOR immediate}$

Combine the contents of GPR *rs* and the 16-bit zero-extended *immediate* in a bitwise logical exclusive OR operation and place the result into GPR *rt*.

Restrictions:

None

Operation:

$$\text{GPR}[rt] \leftarrow \text{GPR}[rs] \text{ xor } \text{zero_extend}(\text{immediate})$$


Exceptions:

None

14. LUI: Load Upper Immediate.

Load Upper Immediate

LUI



Format: LUI *rt*, *immediate*

MIPS I

Purpose: To load a constant into the upper half of a word.

Description: $rt \leftarrow \text{immediate} \parallel 0^{16}$

The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is sign-extended and placed into GPR *rt*.

Restrictions:

None

Operation:

$\text{GPR}[rt] \leftarrow \text{sign_extend}(\text{immediate} \parallel 0^{16})$


Exceptions:

None

15. SLTI: Set on Less Than Immediate.

Set on Less Than Immediate

SLTI



Format: SLTI *rt*, *rs*, *immediate*

MIPS I

Purpose: To record the result of a less-than comparison with a constant.

Description: $rt \leftarrow (rs < \text{immediate})$

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
if GPR[rs] < sign_extend(immediate) then
    GPR[rd] ← 0GPRLEN-1 || 1
else
    GPR[rd] ← 0GPRLEN
endif
```


Exceptions:

None

16. BEQ: Branch on Equal.

BEQ

Branch on Equal



Format: BEQ rs, rt, offset

MIPS I

Purpose: To compare GPRs then do a PC-relative conditional branch.

Description: if (rs = rt) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

```
I:  tgt_offset ← sign_extend(offset || 02)
      condition ← (GPR[rs] = GPR[rt])
I+1: if condition then
      PC ← PC + tgt_offset
endif
```

Exceptions:

None


Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is ± 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

17. BNE: Branch on Not Equal.

BNE

Branch on Not Equal

**Format:** BNE rs, rt, offset**MIPS I****Purpose:** To compare GPRs then do a PC-relative conditional branch.**Description:** if (rs ≠ rt) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

```

I:  tgt_offset ← sign_extend(offset || 02)
    condition ← (GPR[rs] ≠ GPR[rt])
I+1: if condition then
    PC ← PC + tgt_offset
endif

```


Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is ± 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

18. J: Jump.



Format: J target

MIPS I

Purpose: To branch within the current 256 MB aligned region.

Description:

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the *instr_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (**not** the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

None

Operation:

I:

$I+1: PC \leftarrow PC_{GPRLEN,28} \parallel instr_index \parallel 0^2$

Exceptions:

None

Programming Notes:


Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.

19. JAL: Jump and Link.

Jump And Link

JAL



Format: JAL target

MIPS I

Purpose: To procedure call within the current 256 MB aligned region.

Description:

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the *instr_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (**not** the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

None

Operation:

I: GPR[31] ← PC + 8

I+1: PC ← PC_{GPRLEN..28} || instr_index || 0²

Exceptions:

None

Programming Notes:

Forming the branch target address by concatenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.