CONNIE LIU

Tel: 412-626-4202 \(\rightarrow \text{Email: connie.liu@pitt.edu} \(\rightarrow \text{Homepage: connieliu.com} \)

SUMMARY

Ph.D. in Electrical Engineering with 5+ years of hands-on experience in deep submicron CMOS technologies. Proven expertise in designing and verifying high-performance analog, digital, and mixed-signal circuits from system-level concept to tape-out. Seeking a challenging role in circuit design to contribute to the development of cutting-edge processor technologies.

TECHNICAL SKILLS

Circuit Design: Analog & Mixed-Signal IC Design, Digital IC Design, SoC, RTL, FPGA, PCB

CAD Tools: Cadence Virtuoso, Spectre, HSPICE, Xilinx Vivado, Altium Designer

Analysis Tools: Spice Simulation (AC/DC/Transient), Static Timing Analysis, Xilinx Vivado

Programming Languages: Verilog, Python, C, MATLAB

RESEARCH EXPERIENCE

Hardware Engineer & Researcher Assistant | *University of Pittsburgh* Programmable Pain Relief Device with Feedback Control

Jan 2021 - Present

- Designed and implemented a mixed-signal SoC for a programmable pain relief device, delivering electrical stimulation to nerve cells with tissue–electrode impedance feedback for personalized, real-time threshold control.
- Replaced traditional square-wave stimulation with exponential-waveform generation via capacitor charge/discharge, enhancing user comfort compared to commercial devices.
- Developed a dual-channel 8-bit current DAC with 15.6 μ A resolution, enabling high-precision bidirectional current control and addressing limitations in existing pain relief systems.
- Architected and verified system design from waveform modeling and power budgeting to RTL, FSM, and resource management, optimizing battery life to extend device operation from 30 to over 80 hours (2.7× improvement).
- Integrated analog and digital modules into a compact 2 mm \times 1 mm CMOS chip (TSMC 180 nm), achieving portable form factor and low-power operation.

Hardware Engineer & Researcher Assistant \mid University of Pittsburgh Neuromorphic Silicon Neural Network with Mixed-Feedback Control

Jan 2021 - Dec 2023

- Pioneered the design and implementation of a five-neuron neuromorphic chip, validating the feasibility of low-power, large-scale neuromorphic integrated circuits (ICs) for energy-efficient computing.
- Modeled and simulated neuron circuits using Cadence Virtuoso, iteratively tuning parameters to achieve precise control of spike timing and morphology for stable, reproducible neural responses.
- Integrated five neurons at the schematic and transistor level to create a functional network capable of selective excitation, inhibition, and inter-neuron interaction.
- Applied the neuromorphic network to implement a Central Pattern Generator (CPG) for robotic locomotion, demonstrating rhythmic motor coordination using biologically inspired spike patterns.
- Executed the complete IC design flow, from schematic capture and simulation to physical layout and post-silicon electrical testing, successfully demonstrating functional spiking behavior in silicon.

EDUCATION

Ph.D. in Electrical and Electronic Engineering University of Pittsburgh, Pittsburgh, USA	Aug 2021 - Dec 2025
M.S. in Electrical Engineering University of Pittsburgh, Pittsburgh, USA	Aug 2019 - Dec 2020
B.S. in Automation Beijing Institute of Technology, Beijing, China	Sep 2015 - Jun 2019

SELECTED PUBLICATIONS

- K. Liu, A. Gormaley, K. Woeppel, T. Emerick, X. T. Cui, R. Kubendran, "Programmable Pulse Generator for Pain Relief Stimulation using Bioresorbable Electrodes", 2023. Link
- K. Liu, S. Hashemkhani, J. Rubin, and R. Kubendran, "BioNN: Bio-Mimetic Neural Networks on Hardware Using Nonlinear Multi-Timescale Mixed-Feedback Control for Neuromodulatory Bursting Rhythms," JETCAS, 2023. Link