

# MIPS Instruction Reference List

## Connor Baker, January 20<sup>th</sup> 2017

### Core Instruction Set

Name	Mnemonic	Format	Operation (in Verilog)	OPCODE/Funct (Hex)
Add	<b>add</b>	R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 <sub>16</sub>
Add Immediate	<b>addi</b>	I	$R[rt] = R[rs] + \text{SigExtImm}$	(1, 2) 8 <sub>16</sub>
Add Imm. Unsigned	<b>addiu</b>	I	$R[rt] = R[rs] + \text{SigExtImm}$	(2) 9 <sub>16</sub>
Add Unsigned	<b>addu</b>	R	$R[rd] = R[rs] + R[rt]$	0/21 <sub>16</sub>
And	<b>and</b>	R	$R[rd] = R[rs] \& R[rt]$	(1) 0/24 <sub>16</sub>
And Immediate	<b>andi</b>	I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) C <sub>16</sub>
Branch On Equal	<b>beq</b>	I	if( $R[rs] == R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 4 <sub>16</sub>
Branch On Not Equal	<b>bne</b>	I	if( $R[rs] != R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 5 <sub>16</sub>
Jump	<b>j</b>	J	$PC = \text{JumpAddr}$	(5) 2 <sub>16</sub>
Jump And Link	<b>jal</b>	J	$R[31] = PC + 8;$ $PC = \text{JumpAddr}$	(5) 3 <sub>16</sub>
Jump Register	<b>jr</b>	R	$PC = R[rs]$	0/08 <sub>16</sub>
Load Byte Unsigned	<b>lbu</b>	I	$R[rt] = \{24'b0, M[R[rs]] + \text{SignExtImm}\}(7:0)\}$	(2) 24 <sub>16</sub>

Name	Mnemonic	Format	Operation (in Verilog)	OPCODE/Funct (Hex)
Load Halfword Unsigned	lhu	I	$R[rt] = \{16'b0, M[R[rs]] + \text{SignExtImm}(15:0)\}$	(2) $25_{16}$
Load Linked	ll	I	$R[rt] = M[R[rs]] + \text{SignExtImm}$	(2, 7) $30_{16}$
Load Upper Imm.	lui	I	$R[rt] = \{\text{imm}, 16'b0\}$	$F_{16}$
Load Word	lw	I	$R[rt] = M[R[rs]] + \text{SignExtImm}$	(2) $23_{16}$
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0/27 <sub>16</sub>
Or	or	R	$R[rd] = (R[rs] \mid R[rt])$	0/25 <sub>16</sub>
Or Immediate	ori	I	$R[rt] = R[rs] \mid \text{ZeroExtImm}$	(3) $D_{16}$
Set Less Than	slt	R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/2A <sub>16</sub>
Set Less Than Imm.	slti	I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) $A_{16}$
Set Less Than Imm. Unsigned	sltiu	I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2, 6) $B_{16}$
Set Less Than Unsigned	sltu	R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0/2B <sub>16</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] << \text{shamt}$	0/00 <sub>16</sub>
Shift Right Logical	srl	R	$R[rd] = R[rt] >>> \text{shamt}$	0/02 <sub>16</sub>