```
Conor Curry
 1. 2" bytes = [4KiB]
2. 2" bytes / 2 bytes/word = 2" words
 3. 2" words > 2" blocks
   1 bit (since 2 bytes in word)
 5. 11 bits (since 2" blocks)
 6. 12 bils (24-(1+11))
 14 b:ts (12 + 1 + 1) 7.
7. 17 \ 20 bytes | 7x2 b; ts = 7x2 bytes of metadata in eache
8. (7x29) + 212 bytes = 7.5 K; B = bigger than our 6K; B budget.
9. 29 blocks (2"/4)
10. 3 bits (since 8=23 bytes in 4 words)
10. Since 2 bytes perword)
 11. 2 bits (since 2 bytes per word)
 12. 9 bits (since 29 blocks in cache)
 13. 12 b; ls (24-(9+2+1))
14. 14 bits (same as previously)
   > 7x20 bits = 7x27 bytes of metadata in cache
15. 7x27 + 212 bytes = 4.875 K;B
16. Because a cache block is 4x16 bit words, a 16bit bus means that 4 values will
     be loaded from memory on a cache read miss.
17. 6-4.875 = 1.125 K:B = 1152 bytes left in our budget for write-through buffer.
  Buffer entry size = 20 bits (metadata &data) + 24 bits (address) = 44 bits (5.5 bytes)
    (1158 x 8) /44 = 209 buffer entries.
18: The additional complexity of write-back would involve checking the dirty bit when
   writing to a word in the cache. If the bit was set, then the whole block (4 words)
   must be written to memory (over a restricted 16-bit bus). However write-back will
   put an updated value in the buffer on each write of one word only. Able that
   the write-back could be improved by widening the dirty metadata to 2-bits, and
   therefore selecting dirty words out of larger cache blocks.
 19. You would like y use write-through, so that the device can get the most up to date data in the mmaped region.
   (eg. a frame buffer, you want the screen to always reflect current date.
```

- 20: With some small supporting features in the hardware like the addition of a bit of metadata to each cache block specifying that the address should use either write-though or write-back, it should be possible to specify particular memory regions that use different cache writing schemes
- 21: There are two separate scenarios to worry about on cache reads, which depend on the nature of the device using the mmapped region: if the device writes to the mmaped region or it the CPU is the only source of change to the region.

The device is writing then caching might be detrimental. It would mean that the CPU may naver invalidate a cache block and need to go to momeny, meaning it is isolated from the changes occurry in the memory region. In this case, one might hot want to cache that address range at all. This might be an input device, like a keyboard. For this, we'd treat all reads in the region as cache misses, and bad from memory. However, if only the CPU is writing, then a cache miss can be to loaded into cache, and then treated as a normal cache block. Shaquent reads, while the block remains walld, can be treated as cache hits. This would be used in cases of output only devices, like a screen using an imaged frame buffer.