

1a) jr: add inputs to PCSrc mux & widen control bit-width
jal: take value from the "PC+4" ALU and add it as an input to the mux controlled by the RegDataSrc signal. Widen the signal to support the additional mux input. RegWrite should be enabled during this instruction. PCSrc should select the immediate field as the next address. A mux should be added to the write register input, which selects input either from the instruction or from a constant value (the return address register).

1b) jr: This instruction does not need to actually extend into the EX, MEM, or WB phases, it finishes its work by the end of the ID phase. It only needs to pass along its control signals so that it can update PC appropriately at the beginning of the MEM stage.

jal: pass along jump address and use muxes. All control signals must be preserved through jump registers. Pass along pc+4 to be saved in the register file (\$ra).

2a) single-cycle: $400 + 200 + 300 + 500 + 200 = 1600\text{ps}$
We need to be able to complete **all stages** in a single cycle for this implementation

2b) multi-cycle: 500ps
We need to be able to complete **the longest stage** in a single cycle here.

3a) Cycles: $.25 * 1 \text{ cycle per load} = .25 \text{ average load cycle latency}$
- All instructions take 1 cycle, and loads form 25% of the instructions.
Seconds: $.25 * 1600\text{ps per load} = 400\text{ps average load time latency}$

3b) Assuming all instructions must run through full 5 cycle pipeline:
Cycles: $.25 * 5 \text{ cycles per load} = 1.25 \text{ average load cycle latency}$
Seconds: $.25 * 500\text{ps} * 5 \text{ stages} = 625\text{ps average load time latency}$

4) The MEM stage should be split, as it is the max stage length that determines the overall cycle latency. Once it is split into two 250ps stages, the cycle latency becomes 400ps, as the IF stage is the new max latency stage.

5) See pdfs.





