





Module:	EE6621 ASICs 1 (Digital ASICs)
Date:	29/12/2019
Lab Number:	5
Author / Student Name:	Fionn Murray
Student ID:	18223451

## 1 References

- [1] 7 Series FPGAs Datasheet: Overview, DS180 (v2.6), Xilinx Inc., 2018
- [2] Artix-7 FPGAs Datasheet: DC and AC Switching Characteristics, DS181 (v1.25), Xilinx Inc., 2018
- [3] 7 Series FPGAs Clocking Resources User Guide, UG471 (v1.14), Xilinx Inc., 2018
- [4] 7 Series FPGAs Configuration User Guide, UG470 (v1.13.1), Xilinx Inc., 2018 [5] Vivado Design Suite User Guide Release Notes, Installation and Licensing, UG973 (v2020.1), Xilinx Inc., 2020
- [6] Vivado Design Suite User Guide Using the Vivado ISE, UG893 (v2019.2), Xilinx Inc., 2019
- [7] Vivado Design Suite User Guide System Level Design Entry, UG895 (v2019.2), Xilinx Inc., 2019
- [8] Vivado Design Suite User Guide Using TCL Scripting, UG894 (v2019.2), Xilinx Inc., 2019
- [9] Vivado Design Suite User Guide Logic Simulation, UG900 (v2019.2), Xilinx Inc., 2019
- [10] Vivado Design Suite User Guide Synthesis, UG901 (v2019.2), Xilinx Inc., 2019
- [11] Vivado Design Suite User Guide Implementation, UG904 (v2019.2), Xilinx Inc., 2019
- [12] Vivado Design Suite User Guide Using Constraints, UG903 (v2019.2), Xilinx Inc., 2019
- [13] Vivado Design Suite Overview [Online]. Available: <a href="https://www.xilinx.com/products/design-tools/vivado/vivado-ml.html">https://www.xilinx.com/products/design-tools/vivado/vivado-ml.html</a>
- [14] Revision control system git [Online]. Available: <a href="https://git-scm.com/">https://git-scm.com/</a>
- [15] Digilent Inc. (2020, June, 27), Cmod A7 Reference Manual: https://reference.digilentinc.com/reference/programmablelogic/cmod-a7/reference-manual.Lab Challenges





## 2 Lab Challenges




Figure 1, Challenge 5.1 sim\_wrapper sources window

Figure 2, Challenge 5.2 fpga\_wrapper\_rt2.v module clock frequency




Figure 3, Challenge 5.3 clk\_100MHz start-up behavior showing delay before available



Figure 4, Challenge 5.4 clk\_100MHz frequency



Figure 5 Challenge 5.4 d7\_anodes asserting deviating slightly due to clk\_100MHz delay

```
$strobe("Sim Info: Test 1. Run one complete display cycle, check for string 'UL
wait ( d7_anodes==6'b0001_0000 )
#10
if ( d7_cathodes==8'b1100_0111 ) begin
end else begin
   $strobe("FAIL: wrong character in display position 4, expected 'L'");
    $strobe ("=
   error_counter=error_counter+1;
wait ( d7_anodes==6'b0010_0000 )
#10
if ( d7_cathodes==8'b1100_0001 ) begin
    $strobe("Sim Info: Test 1. *** PASS ***");
end else begin
   $strobe("FAIL: wrong character in display position 5, expected 'U'");
    $strobe("=
    error_counter=error_counter+1;
```

Figure 6, Challenge 5.5 Fail checks for character string UL





```
Source tb01_fpga_wrapper_rt2.tcl

# set curr_wave [current_wave_config]
# if { [llength [qet_objects]] > 0 } {
# if { [llength [qet_objects]] > 0 } {
# set_property needs_save false [current_wave_config]
# add_wave /
# set_property needs_save false [current_wave_config]
# } else {
# send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform
# }
# if | [USF-XSim-96] XSim completed. Design snapshot 'tb01_fpga_wrapper_rt2_behav' loaded.
| O launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.320 ; gain = 0.000
| save_wave_config (C:/Users/18223451/Desktop/EB6621/fpga/labs/rt2/vork_vivado_35t/tat/tb01_fpga_wrapper_rt2_behav.wcfg|
| add_files -fileset sim_wrapper -nonecurse c:/Users/18223451/Desktop/EB6621/fpga/labs/rt2/vork_vivado_35t/tat/tb01_fpga_wrapper_rt2_behav.wcfg|
| set_property_xsim_view_C:/Users/18223451/Desktop/EB6621/fpga/labs/rt2/vork_vivado_35t/tat/tb01_fpga_wrapper_rt2_behav.wcfg|
| or un all |
| Sim Info: Welcome to EB6621 wrapper test. Module tb01_fpga_wrapper_rt2. Starting simulation at time 0.000 ms.
| Sim Info: Test 1. Sun one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display cycle, check for string 'UL '
| Sim Info: Test 1. Run one complete display
```

Figure 7, Console simulation message




Figure 8, Challenge 5.6 d7\_anode[5] asserting










Figure 9, Challenge 5.6 D7\_anode[5] and D7\_anode[4] alternating near the end of the clock cycle

Figure 10, Console simulation confirmation




Figure 11, Challenge 5.7 d7\_anode[5] asserting




Figure 12, Challenge 5.8 clk\_100MHz d7\_anode[4] delay

Title: EE6621 Lab Template





Figure 13, Console implementation confirmation




Figure 14, d7\_anodes[5:0] glitched shown with cursors

## 3. Declaration of Authorship

I confirm that this lab report, submitted for assessment, is my own original work.

© 2021 by University of Limerick. 7 of 7