





Module:	EE6621 ASICs 1 (Digital ASICs)		
Date:	01/11/2021		
Lab Number:	8		
Author / Student Name:	Fionn Murray		
Student ID:	18223451		

#### References 1

- [1] Cadence: Genus Synthesis Flows Guide for Legacy UI [Online]. Available: Through the Cadence Genus help system.
- [2] Cadence: Genus User Guide for Legacy UI [Online]. Available: Through the Cadence Genus help system.
- [3] Cadence: Genus Timing Analysis Guide for Legacy UI [Online]. Available: Through the Cadence Genus help system.
- [4] Cadence: Genus HDL Modeling for Legacy UI [Online]. Available: Through the Cadence Genus help system.

#### **Lab Challenges** 2

[s18223451@ececad1: /home/s18223451/ee6621/cadence/labs] cws\$ genus -64bit -version
TMPDIR is being set to /home/s18223451/temp/genus\_temp\_48945\_ececad1.ul.campus\_s18223451\_iFphXu
Program Name: Genus(TM) Synthesis Solution, Version: 17.11-s014\_1
@(#)CDS: SYNTECH 17.11-s012\_1 () Jul 21 2017 02:29:12 ()
@(#)CDS: SGN 10.10-p122 (22-Jan-2016) (64 bit executable)
Normal exit.

Figure 1, Cadence Genus Version




Figure 2, Challenge 8.1 DFRQ\_3VX1 information

Clock-to-output propagation delay = 0.4113, for lowest slew rate and = 0.3206 lowest loading case.





## Challenge 8.2:

DFRQ\_3VX1=57.7 u $m^2$ , height=4.48um =>width of standard cell= 57.7/4.48= 12.88um

## Challenge 8.3:

- Inverters				
IN_3VX0	Inverter	7.43	0.08178	0.89950
IN_3VX1	Inverter	7.53	0.11816	1.20000
- IN_3VX2	Inverter	10.04	0.21314	2.46700
IN_3VX3	Inverter	12.54	0.34614	3.49400
■ IN_3VX4	Inverter	17.56	0.46332	4.71100
IN_3VX6	Inverter	22.58	0.69400	6.98600
IN_3VX8	Inverter	30.11	0.91116	9.42200
■ IN_3VX12	Inverter	57.70	1.59988	18.85000
■ IN_3VX16	Inverter	75.26	2.26010	26.09000

Figure 3, List of inverters in the library

Smallest area =  $7.42um^2$ , estimated width of cell =  $\sqrt{7.42}$  = 2.72um

### Challenge 8.4:

legacy\_genus:/> find ./libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/ -libcell DFR\*
//libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRQ\_3VX1 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRQ\_3VX2
//libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRQ\_3VX4 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRRQ\_3VX2
X1 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRRQ\_3VX2 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRRQ\_3VX2 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRRS\_3VX2 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRRS\_3VX2 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRRS\_3VX2 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRRS\_3VX2 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRSQ\_3VX2 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C/libcells/DFRSQ\_3VX4 /libraries/D\_CELLS\_3V\_LPMOS\_slow\_3\_00V\_125C

Figure 4, Output of libcell DFR in D\_CELLS directory

This lists each of the DFF files shown in figure 3, the xlibd screenshot of the lab brief.



### Challenge 8.6:



Figure 5, report\_clocks output showing 100MHz clock frequency

#### Challenge 8.7:

```
D_CELLS_3V_LPMOS_slow_3_00V_125C
SDFRQ_3VX1
                       451.584
SDFRQ 3VX2
                  4
                       321.126
                                  D_CELLS_3V_LPMOS_slow_3_00V_125C
total
                880 20175.770
    Type
             Instances
                         Area Area %
sequential
                   144 8630.272 42.8
inverter
                  143 1133.978 5.6
buffer
                    8 100.352
                                   0.5
                   585 10311.168 51.1
0 0.000 0.0
logic
physical cells
                   880 20175.770 100.0
total
```

Figure 6, report gates output

Figure 7, files in ./genus\_to\_innovus

## Challenge 8.8










Figure 8, fsm\_game\_state\_reg[3]

## Challenge 8.9




Figure 9, Timing Report Tool




Figure 10, Simvision waveform window

## Challenge 8.10






Figure 11, Simvision rt2 library cell count

The cell should show 892 standard cells in the rt2 directory, however I exited the simvision and genus before screenshotting upon running it the first time. I could not get it to display the correct 892 cells again the second time. Apologies for the troubles here.

Title: EE6621 Lab Template





# 3. Declaration of Authorship

I confirm that this lab report, submitted for assessment, is my own original work.