





Module:	EE6621 ASICs 1 (Digital ASICs)
Date:	29/12/2019
Lab Number:	7
Author / Student Name:	Fionn Murray
Student ID:	18223451

1 References

- [1] Cadence: Overview of Running the Incisive Enterprise Simulator [Online]. Available: Through the Cadence Incisive help system.
- [2] Cadence: Compiling Verilog Source Files [Online]. Available: Through the Cadence Incisive help system.
- [3] Cadence: Elaborating Your Design [Online]. Available: Through the Cadence Incisive help system.
- [4] Cadence: Simulating Your Design [Online]. Available: Through the Cadence Incisive help system.
- [5] Cadence: Using the Incisive Simulator Utilities [Online]. Available: Through the Cadence Incisive help system. [6] Cadence: SimVision Introduction [Online]. Available: Through the Cadence Incisive help system.
- [7] Cadence: SimVision: Using the FSM Window [Online]. Available: Through the Cadence Incisive help system.

2 Lab Challenges

```
[s18223451@ececad1: /home/s18223451/ee6621/cadence/labs/rt2] cws$ tree ./INCA_libs/
```

Figure 1, ./INCA libs/tree command output



```
:18223451@ececad1: /home/s18223451/ee6621/cadence/labs/rt2] cws$ ./scripts/ee6621_ncls -source
:ls(64): 15.20-s038: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
                module worklib.bcd counter 4d:module (VST)
                module worklib.bcd_counter_4d:module (VSI)
Source files:
./includes/timing.v [lines: 1 - 10]
./rtl/bcd_counter_4d.v [lines: 1 - 94]
module worklib.bcd_counter_digit:module (VST)
Source files:
                ./includes/timing.v [lines: 1 - 10]
./rtl/bcd counter_digit.v [lines: 1 - 69]
module worklib.buzzer:module (VST)
               module WorkLib.Buzzer:module (VSI)
Source files:
./includes/timing.v [lines: 1 - 10]
./includes/wordlength.v [lines: 1 - 15]
./tt/buzzer.v [lines: 1 - 127]
module workLib.counter_down_rld:module (VST)
               Module WorkLib.Counter_down_rtd:module (\sir \)
Source files:
./includes/timing.v [lines: 1 - 10]
./includes/wordlength.v [lines: 1 - 15]
./rtl/counter_down_rtd.v [lines: 1 - 60]
module worklib.debounce:module (VST)
             module worklib.debounce:module (VST)
Source files:
    /includes/timing.v [lines: 1 - 10]
    /includes/wordlength.v [lines: 1 - 15]
    /rtl/debounce.v [lines: 1 - 65]
module worklib.display_7s:module (VST)
Source files:
    /includes/timing.v [lines: 1 - 10]
    /includes/wordlength.v [lines: 1 - 15]
module worklib.display_7s_mux:module (VST)
Source files:
    /includes/timing.v [lines: 1 - 10]
    /rtl/display_7s_mux.v [lines: 1 - 47]
module worklib.fsm_game:module (VST)
Source files:
    /includes/fsm_game_states.v [lines: 1 -
               Source Tiles:
    /includes/fsm_game_states.v [lines: 1 - 20]
    /includes/timing.v [lines: 1 - 10]
    /includes/wordlength.v [lines: 1 - 15]
    /rtl/fsm_game.v [lines: 1 - 230]
module_worklib.rt2:module_(VST)
                      Source files:
                ./includes/timing.v [lines: 1 - 10]
./rtl/rt2.v [lines: 1 - 214]
module worklib.synchroniser_3s:module (VST)
                     dule Workiu.syn.
Source files:
./includes/timing.v [lines: 1 - 10]
./rtl/synchroniser 3s.v [lines: 1 -
./rtc/synchroniser files: 1 -
                             module worklib.tb01 rt2:module (VST)
                                      Source files:
                                              ./includes/fsm game states.v [lines: 1 - 20]
                                               ./includes/timing.v [lines: 1 - 10]
                                                ./rtl tb/tb01 rt2.v [lines: 1 -
```

Figure 2, NCLS -source command output

We can see here with that after running the second compilation, including tb01_rt2.f files there is a massive increase in the number of source files in the ee6621_ncls file directory.

```
ncvlog(64): 15.20-s038: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
[s18223451@ececad1: /home/s18223451/ee6621/cadence/labs/rt2] cws$ ./scripts/ee6621_ncls
ncls(64): 15.20-s038: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
module worklib.bcd_counter_4d:module (VST)
module worklib.bcd_counter_digit:module (VST)
module worklib.buzzer:module (VST)
module worklib.counter_down_rld:module (VST)
module worklib.debounce:module (VST)
module worklib.display_7s:module (VST)
module worklib.display_7s_mux:module (VST)
module worklib.fsm_game:module (VST)
module worklib.fsm_game:module (VST)
module worklib.rsp:module (VST)
module worklib.synchroniser_3s:module (VST)
module worklib.synchroniser_3s:module (VST)
module worklib.tb01_rt2:module (VST)
```

Figure 3, List of all compiled verilog source files





```
[s18223451@ececad1: /home/s18223451/ee6621/cadence/labs/rt2] cws$ ./scripts/ee6621_ncls ncls(64): 15.20-s038: (c) Copyright 1995-2017 Cadence Design Systems, Inc. module worklib.bcd_counter_4d:module (VST) module worklib.bcd_counter_4d:module (SIG) <0x7769002d> module worklib.bcd_counter_4d:module (COD) <0x7769002d> module worklib.bcd_counter_digit:module (SIG) <0x7769002d> module worklib.bcd_counter_digit:module (SIG) <0x78e11d5e> module worklib.bcd_counter_digit:module (SIG) <0x78e11d5e> module worklib.buzzer:module (VST) module worklib.buzzer:module (VST) module worklib.buzzer:module (SIG) <0x74f9cae2> module worklib.buzzer:module (COD) <0x74f9cae2> module worklib.counter_down_rld:module (SIG) <0x5ec8e5e5> module worklib.counter_down_rld:module (SIG) <0x5ec8e5e5> module worklib.counter_down_rld:module (SIG) <0x5ec8e5e5> module worklib.counter_down_rld:module (COD) <0x4ca678b9> module worklib.counter_down_rld:module (COD) <0x5ec8e5e5> module worklib.debounce:module (SIG) <0x2e7abde8> module worklib.debounce:module (SIG) <0x2e7abde8> module worklib.display_7s:module (VST) module worklib.display_7s:module (COD) <0x1a0a56f7> module worklib.display_7s:module (SIG) <0x1a0a56f7> module worklib.display_7s:module (SIG) <0x4ca10cc3f> module worklib.display_7s_mux:module (SIG) <0x4c10cc3f> module worklib.display_7s_mux:module (SIG) <0x4c10cc3f> module worklib.fsm_game:module (VST) module worklib.fsm_game:module (VST) module worklib.fsm_game:module (SIG) <0x0dae69b6> module worklib.fsm_game:module (SIG) <0x0dae69b6> module worklib.fsm_game:module (SIG) <0x0dae69b6> module worklib.fsm_game:module (SIG) <0x2dca203> module worklib.fsm_game:module (SIG) <0x0dae69b6> module worklib.fsm_game:module (SIG) <0x0dae69b6> module worklib.fsm_game:module (SIG) <0x0dae69b6> module worklib.fsm_game:module (SIG) <0x0dae69b6> module worklib.fsm_daeficer_Js:module (SIG) <0x12b655d8> module worklib.fsm_fr:module (SIG) <0x12b655d8> module worklib.fbl_rt2:module (SIG) <0x12b655d> xolde695d> module worklib.fbl_rt2:module (SIG) <0x12b655d> xo
```

Figure 4, Challenge 7.1 Summary produced by ncls script

After each set of \$Strobe commands in the script they must be terminated with the \$finish after the selected number of iterations. The test bench requires multiple \$finish commands because of the separate loops.





```
ncsim> value -verbose rt2.synchroniser_3s_reset.*
clk=1'h0 reset=1'h0 en=1'h1 in=1'h0 out=1'h0 sr=3'h0
```

Figure 5, value -verbose rt2.sunchroniser_3s_reset.* output

The output displays the current value of each variable in the system at the current set time. The same values being currently inspected in simvision

Challenge 7.4

Figure 6, Simulation objects of module fsm_game

This current output is displaying the respective values for each current state in the fsm_game module in the simvision software.

Challenge 7.5

```
Design hierarchy summary:
                                 Instances
                                            Unique
               Modules:
                                        16
                                                 11
               Registers:
                                        88
                                                 49
               Scalar wires:
                                        58
               Expanded wires:
                                        18
               Vectored wires:
               Always blocks:
                                        24
                                                 19
               Cont. assignments:
                                        27
                                                 38
               Pseudo assignments:
                                        12
                                                 12
               Simulation timescale: 1ps
       Writing initial simulation snapshot: worklib.tb01 rt2:v
oading snapshot worklib.tb01 rt2:v .
```

Figure 7, Design hierarchy summary produced by irun








Figure 8, Signals at full-x zoom



Figure 9, Signals during trange_reset interval

Challenge 7.7




Figure 10, SimVision Waveform window for FSM debug








Figure 11, SimVision FSM window




Figure 12, Counter bcd[15:0] at value h1234

Challenge 7.9



Figure 13, Time spent in FSM state S_CHEAT between TimeA and TimeB







Figure 14, Design states immediately after reset. Range Ons:100ns

3. Declaration of Authorship

I confirm that this lab report, submitted for assessment, is my own original work.