《SE-211 Digital Circuits and Logic Design》期末试题

(A 卷)


(考试形式:闭卷 考试时间:2小时)



《中山大学授予学士学位工作细则》第六条

考试作弊不授予学士学位

方Ι	句:	姓名:	学号:								
_		E CHOICE. Choose the o		st completes the statement nts total).							
1)	The expression	$AB + (A \oplus B) \cdot C_{in}$ represen	ts								
2)	B. The summinC. The summinD. The carry out	atput of a half-adder g output of a half-adder g output of a full-adder atput of a full-adder									
2)	This is the truth	A	 B	X							
		0	0	1							
		0	1	1							
		1	0	1							
		1	1	0							
A.	NAND gate	B. AND gate	C. OR gate	D. NOR gate							
3)	What is the duty the waveform is		ain where the pulse widt	h is 10ms and the period of							
A.	10%	B. 9%	C. 90%	D. 11.1%							
4) A.	Which converts of Comparator	data from a serial to a para B. Encoder	allel form? C. Demultiplexer	D. Multiplexer							
5)	Which statement	below best describes a K	arnaugh map?								
- 1	The Karnaugh map eliminates the need for using NAND and NOR gates.										
B.	A Karnaugh map can be used to replace Boolean rules.										
C.	Variable complements can be eliminated by using Karnaugh maps										
D.	Karnaugh maps	provide a cookbook appro	ach to simplifying Boole	ean expressions.							
6)	What type of log	ic circuit is shown in Fig.	1.6, and what logic funct	ion is being performed?							



A. It is a PMOS NOR gate

B. It is a COMS AND gate

C...It is a CMOS NOR gate

D. It is a NMOS AND gate

- 7) A FIFO _____
- A. Allows data to be clocked in and out at different clock rates.
- B. Can be used to smooth out bursts of data into a continuous stream
- C. Outputs the data in the same order that it was input
- D. All of the above
- 8) Which one of the following is made up of flip-flops?
- A. Multiplexer
- B. Converter
- C. Register
- D. Comparator




Fig. 1-10

- 9) A logic gate draws 10mA when its output is HIGH and 20mA when its output is LOW. When operating from a 12V supply with a 10% duty cycle the average power dissipation will be ____
- A. 189mW
- B. 228mW
- C. 324mW
- D. 360mW

- 10) What type of device is shown in Fig.1-10?
- A. 2-bit serial-in 4-bit parallel-out bidirectional shift register.
- B. Paralle-in parallel-out shift register with bidirectional data flow.
- C. 4-bit bidirectional universal shift register.
- D. 2-way parallel-in serial-out bidirectional register.
 - 2. Generate a Boolean expression for the circuit shown in Fig. 2 and reduce. (10 points)




Fig. 2

- 3. Design the logic to control the temperature in a tank. The temperature must stay between 72 degrees and 80 degrees. If the temperature is below 72 degrees, a heater must be activated. If the temperature is above 80 degrees, a cooler must be started. There are 2 sensors. One outputs a high if the temperature is below 72 degrees and one outputs a high if the temperature is above 80 degrees. These sensors are prone to failure so the design must be able to detect both sensors are on at the same time. If that happens, the circuit must turn off the heater, turn off the cooler, and set an alarm for maintenance. (10 points)
- 4. 74HC153 has two identical 4-input multiplexers. Information on the data inputs of each multiplexer is selected by the address on the A_1 and A_0 inputs, and is presented on the Y outputs. For one multiplexer within 74HC153, denote D_0 to D_3 as the data-inputs, \overline{S} the output enable input, and Y the output. What is the logic relationship between output and inputs? Please implement the following logic with one half of 74HC153 (see Fig. 4) and a NOT gate. (12 points)

$$Z = \overline{RAG} + \overline{RAG} + R\overline{AG} + R\overline{AG} + R\overline{AG}$$




Fig. 4



Fig. 5

- 5. Use 128×8 RAMs and a 2-line-to-4-line decoder to implement a 512×8 memory. Please provide the design diagram. See Fig.5 for the logic diagram of a 128×8 RAM. (10 points)
- 6. Develop a modulus-12 counter with 74LS161. The counter is required to go through the following sequence: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 1, ...
 - (1) Use the Asynchronous Reset mode;
 - (2) Use the Synchronous Load mode. (18 points in total)

Table 6. Function table of 74LS161

Clear	Load	Ena	able	Clock	Input Data			Output			Mode		
CLRN	LDN	ENT	ENP	CP	D	C	В	A	Q_{D}	$Q_{\rm C}$	Q_{B}	Q_{A}	
0	×	×	×	×	×	×	×	×	0	0	0	0	Asynchronous
													Reset
1	0	×	×	1	d	c	b	a	d	С	b	a	Synchronous
													Load
1	1	×	0	×	×	×	×	×	No change		Holding		
1	1	0	×	×	×	×	×	×	No change		Holding		
1	1	1	1	1	×	×	×	×	Count UP		Counting		




Fig. 6 Logic diagram of 74LS161

7. Develop a synchronous counter with positive-edge-triggered D flip-flops. Denote X as the input to control the counting mode. When X is LOW, the counter is a modulus-5 UP counter. If X is HIGH, the counter works as a modulus-7 UP counter. The detailed design procedure is required. (20 points)