




Fig. 5. First level of 6T SRAM hierarchy (CHUNK)




6T_32x4







6T_READ


6T_32x4_CTRL




6T_32x









6T_Testbench



6T_CHUNK_CTRL



Decoder_4to16







Fig. 3. Dual-ported Bit-maskable 32 by 32 bit 10T Register File






Fig. 6. 6T SRAM1024_16 bank structure




Fig. 7. Pipelined 1K by 16 bit SRAM bank