






Fig. 5. First level of 6T SRAM hierarchy (CHUNK)























Decoder_4to16 ond3 or2 or2 and3 163 or2 and3 ond3 or2 orž and3 or2 and3 ond3 ar2 and3 or2 and3 òr2 ond3 ond3 or2 and3 orz and3 ond3






Fig. 3. Dual-ported Bit-maskable 32 by 32 bit 10T Register File








Fig. 6. 6T SRAM1024_16 bank structure




Fig. 7. Pipelined 1K by 16 bit SRAM bank