TVM: An Automated End-to-End Optimizing Compiler for Deep Learning

13th Symposium on Operating Systems Design and Implementation (OSDI), 2018

Presenter: Constant (Sang-Soo) Park

http://esoc.hanyang.ac.kr/people/sangsoo_park/index.html


Feb 25, 2021



Abstract

Machine learning to wide diversity of hardware devices

- Current DL frameworks rely on vendor-specific library, optimization
- New platform (e.g., FPGA, ASIC) requires laborious manual effort
- TVM is an end-to-end optimization stack that exposes (Graph, Operator-level optimizations)





$$egin{bmatrix} Op \ BL \end{bmatrix}^ op ext{} \begin{bmatrix} en \ AS \end{bmatrix}$$






Introduction

DL accelerators posing adoption challenge


- Diverse hardware characteristics (Memory organization, Compute functional units, etc.,)
- Present ad-hoc fashion (DL frameworks for various HW back-ends)
- Easily deploy DL workloads to all kinds of hardware targets (embedded, GPUs, FPGAs)
- Exposing optimization opportunities across both graph/operator-level




Fundamental challenges

In term of graph level and tensor operator level

- High-level dataflow: Strategies to fuse operators and optimize data layouts (Memory access)
- Memory reuse across threads: Shared memory in GPU
- Tensorized compute intrinsic: Instructions for vector operations like the GEMM operator in TPU
- Latency hiding: Hiding memory access latency






TVM: An End-to-End Optimization Stack

End-to-end optimizing compiler stack


- To lower and fine-tune DL workloads to diverse HW back-ends
- Designed to separate: algorithm description, schedule, hardware interface
- Computation graph optimization layer (High-level dataflow)
- Tensor optimization layer (Memory reuse, intrinsic, latency hiding)



System overview of TVM

Operation fusion

- Combining multiple operators into single kernel w/o intermediate memory
- 1.2x~2x speedup by reducing memory accesses
- Injection (one-to-one map), Reduction (Summation)
- Complex-out-fusable (can fuse element-wise map to output), Opaque (Can not be fused)



Graph representation in TVM

Graph operators

- Injective (one-to-one map), reduction
- Complex-out-fusable (can fuse element-wise map to output)
- Opaque (can not be fused)




Figure 5: Rules for operation fusion pass.

Data layout transformation

- Converting computational graph to internal data layouts for fast execution
- Preferred data layout for each operator given the constraints dictated by memory hierarchies
- Not feasible to handcraft operator kernels for various operations desired for each back-end




Figure 7: Data layout requirements can be affected by tensorization: here a 2×2 tensorized operation dictates a data layout transformation.

Limitations

- Effective when operator library is provided
- Limited operator fusion with only supporting implantations of fused patterns by HW vendors
- Not feasible to handcraft operator kernels for massive space of back-end specific operators

Schedule space


- Challenging to create high-performance implementations for each hardware back-end
- Each optimized low-level program is the result of different combinations of scheduling strategies
- AutoTVM: principle of decoupling compute descriptions from schedule optimizations
- Schedule primitives: split, tile, fuse, reorder, bind, etc.,

```
+ Cache Data on Accelerator Special Buffer
CL = s.cache write(C, vdla.acc buffer)
AL = s.cache_read(A, vdla.inp_buffer)
# additional schedule steps omitted ...
+ Map to Accelerator Tensor Instructions
s[CL].tensorize(yi, vdla.gemm8x8)
   inp_buffer AL[8][8], BL[8][8]
   acc_buffer CL[8][8]
   for yo in range(128):
     for xo in range(128):
       vdla.fill zero(CL)
       for ko in range(128):
         vdla.dma copy2d(AL, A[ko*8:ko*8+8][yo*8:yo*8+8])
         vdla.dma copy2d(BL, B[ko*8:ko*8+8][xo*8:xo*8+8])
         vdla.fused gemm8x8 add(CL, AL, BL)
       vdla.dma_copy2d(C[yo*8:yo*8+8,xo*8:xo*8+8], CL)
```

Schedule transformation (Default, Loop tiling, Tensor instruction)

Nested parallelism with cooperation


- Nested parallelism: fork-join problem (Recursively subdivided into subtasks)
- Shared-nothing nested parallelism, To fetch data cooperatively with GPU optimization
- Subdivided into subtasks to exploit the target architecture's multi-level thread hierarchy



GPU architecture with multi-level thread hierarchy³

Tensorization

- Analogous to vectorization for SIMD architecture, but significant different
- Tensor operators like matrix-matrix multiplication or 1D convolution
- Vectorization (Fixed length), Tensorization (Multi-dimension, Variable length/data layouts)
- Extensible solution: N×N tensor hardware intrinsic (Handcraft micro-kernel)




```
w, x = t.placeholder((8, 8)), t.placeholder((8, 8))
                                                        declare behavior
k = t.reduce axis((0, 8))
y = t.compute((8, 8), lambda i, j:
              t.sum(w[i, k] * x[j, k], axis=k))
                                               lowering rule to generate
def gemm intrin lower(inputs, outputs):
                                               hardware intrinsics to carry
  ww_ptr = inputs[0].access_ptr("r")
  xx_ptr = inputs[1].access_ptr("r")
                                          out the computation
   zz_ptr = outputs[0].access_ptr("w")
  compute = t.hardware_intrin("gemm8x8", ww_ptr, xx_ptr, zz_ptr)
   reset = t.hardware_intrin("fill_zero", zz_ptr)
  update = t.hardware intrin("fuse gemm8x8 add", www ptr, xx ptr, zz ptr)
   return compute, reset, update
gemm8x8 = t.decl_tensor_intrin(y.op, gemm_intrin_lower)
```

Tensorization (Left: Variable tensors, Light: 8×8 micro tensor hardware intrinsic)

Explicit memory latency hiding

- Overlapping memory operations with computation to maximize utilization
- CPU (Multi-threading), GPU (Context switching of warps), TPU (Decoupled access-execute, DAE)



Memory latency hiding with Virtual threads

Automating Optimization

Schedule space specification

- Schedule template specification API to declare knobs in schedule space
- Template specification: incorporation of development's domain-specific knowledge
- Manual definition optimization and turning search space (size of tiling)

```
Fixed Manual Template

for i.0 in range(?):
  for j.0 in range(?):
    for k.0 in range(?):
        for i.1 in range(?):
            C[...] += A[...] * B[...]

for i.2 in range(?):
        for j.2 in range(?):
        D[...] = max(C[...], 0.0)
```

```
def matmul_v1(N, L, M, dtype):
    A = te.placeholder((N, L), name="A", dtype=dtype)
    B = te.placeholder((L, M), name="B", dtype=dtype)
    .....
# Define search space
    cfg.define_knob("tile_y", [1, 2, 4, 8, 16])
    cfg.define_knob("tile_x", [1, 2, 4, 8, 16])

# Schedule according to config
yo, yi = s[C].split(y, cfg["tile_y"].val)
xo, xi = s[C].split(x, cfg["tile_x"].val)
.....
return s, [A, B, C]
```

Template example in AutoTVM

Automating Optimization

AutoTVM overview

- Schedule explorer examines schedule space using ML-based cost model
- And explorer chooses experiments to run on device cluster via RPC (Remote procedure call)





Illustration of AutoTVM

Automating Optimization

ML-based cost model

- Taking lowed loop program as input and Predicting (0.67ms) its running time in hardware back-end
- ML model trained using runtime measurement data, no requirement of hardware information
- AST (Abstract syntax tree), TreeRNN (Summarizing loop's AST), XGBoost (Gradient tree boosting)
- Feature: memory access account, reuse ratio of each buffer at each loop level, loop annotations




ML cost model (Left), Comparison of different automation (Right)

Performance

Server-class GPU evaluation

- TVM, MXNet (v1.1), TensorFlow (v1.7), TensorFlow XLA on TItanX/cuDNN
- Tensor Comprehension (Auto-tuning framework)
- TVM's improvements are mainly due to exploration of large schedule space/ML-based search algorithm



Performance

Embedded CPU evaluation

- TVM on ARM Cortex A53 with TFLite
- TVM operators that outperform hand-optimized TFLite versions for both neural workloads




Figure 16: ARM A53 end-to-end evaluation of TVM and TFLite.




Figure 17: Relative speedup of all conv2d operators in ResNet-18 and all depthwise conv2d operators in mo-

Performance

Embedded GPU evaluation

- Firefly-RK3399 with Mali-T860MP4 GPU
- ARM Compute Library (FP16/FP32)




Figure 19: End-to-end experiment results on Mali-T860MP4. Two data types, float32 and float16, were evaluated.

Reference

- [1] dMazeRunner, https://github.com/MPSLab-ASU/dMazeRunner
- [2] NVIDIA Tensor Core Programmability, Performance & Precision
- [3] 딥러닝을 빠르게 하는 방법: Tensor Core, MODUCON19

Thank you