# **Research Overview**

#### Ismail Kuru

Department of Computer Science Drexel University

August 5, 2025

#### **Overview**

- Part I: Foundations for Location Virtualization
- Part II: Foundations for Specification Evolution
- Part III: Semantic Type Assertions for Deferred Memory-Reclamation Schemes

# Part I

## **Foundations for Location Virtualization**

# The Essentials in Systems Programming

a supposedly allocated physical resource

pointer va := malloc (size)

a virtual reference

## **Memory Location Virtualization**




Figure: Virtualization: The Deception of Abundance

## **Memory Location Virtualization: Abstraction**

# An Address Space with Logical Name $\gamma$




Figure: Address-Spaces: Named Containers for Virtual Memory Mappings

## A Program Named A Program Named

 $\gamma_n$   $\gamma_m$  pointer va := malloc(size) malloc(size)

- A program is abstracted as a named address-space
- A container of virtual-to-physical memory resource mappings

# **Page Tables**




Figure: Page-Tables ( ${\bf PT}$ ): Data Structures for Address-Translation

## A Complete Picture of Address-Space Abstraction




Figure: Depicting an Address-Space with its Essential Aspects

#### The Current View of Memory

The register cr<sub>3</sub> points to the current view of the memory, i.e., the loaded address space in the memory


.

# Virtual Memory Management (VMM)

#### **VMM** as a General Resource Provider

"the virtual memory sub-system can be considered the core of a Solaris instance, and the implementation of Solaris virtual memory affects just about every other subsystem in the operating system" [McDougall and Mauro(2006)]


## **Sharing Physical Page Tables**



static pte\_t \*pte\_nxt\_table (pte\_t \*entry){ pte\_t \*next: If not already present, try to allocate (!entry->present){ if (!pte\_alloc(&next)) { return NULL: entry->pfn = PTE\_PFN((uintptr\_t) next); entry $\rightarrow$ present = 1; } else { uintptr\_t next\_phys\_addr = PTE\_PFN\_TO\_ADDR(entry->pfn); uintptr\_t next\_virt\_addr = (uintptr\_t) P2V(next\_phys\_addr): next = (pte\_t \*) next\_virt\_addr: return next: pte\_t \*walkpgdir(pte\_t \*I4, void \*va){ pte\_t \*|4\_entry = &|4[L41(va)]: pte\_t \*|3| = pte\_nxt\_table(|4|entrv):  $pte_t * 13_entry = &13[L3I(va)];$ pte\_t \*|2 = pte\_nxt\_table(|3\_entry); pte\_t \*|2\_entry = &|2[L2|(va)]; pte\_t \*|1 = pte\_nxt\_table(|2\_entry); pte\_t \*|1\_entry = &|1[L1|(va)]; return | 11\_entry

Figure: Accessing to the Page Referenced by L1 Entry

# **Breaking Soundness in Sharing**






Figure: An Address Space with Unique Root Address root;




Figure: Two Address-Spaces with the Unique Root Addresses  $root_i$  and  $root_j$ 




Figure: Switching Address-Spaces




Figure: Switching Address-Spaces

# Referring to Agnostic Resources

Unless we bookkeep to which address-space each of these virtual-to-physical mappings belongs, which we never see in the practice of using virtual memory references, we need to figure out a way of referring to these mappings as they are only valid in their own address-spaces.

# **Specifying Programs**



# **Separation Logic: Separating Conjuction**

$$\frac{\{P\} \ e \ \{Q\}}{\{P*R\} \ e \ \{Q*R\}}$$

# Separation Logic: Ownership

- ullet Well-known points-to assertion, e.g., memory\_ref  $\mapsto_q$  val
- Regarding the logical machinery, Iris SL enables encoding a generalized form ownership of logical resources
- A fragmental  $[P]^{\gamma}$  ownership
  - Enabling coordinated access to logical resources
- Full  $P^{\gamma}$  ownership
  - Enabling access to *update* logical resources, presented as *invariants*

# **Separation Logic: Invariants**

$$\frac{\text{Inv}}{\left\{P*R\right\}\;\alpha\;\left\{P*Q\right\}_{\epsilon}\qquad\alpha\;\text{physically atomic}}{\left[P\right]^{n}\vdash\left\{R\right\}\;\alpha\;\left\{Q\right\}_{\epsilon\uplus\left\{n\right\}}}$$

# **Defining Some Ownersip Assertions**

- Expected to have register ownership to be defined : reg  $\mapsto_r$  reg\_val
- Expected to have *physical memory* ownership defined: pa  $\mapsto_p$  val
- How about virtual memory references?

## A Naive Attempt on Virtual-Pointsto

- Page and page table addresses are physical
- Purple (or red) path + bold black page references are *physical*
- Why don't we define *virtual* memory references in terms of the physical page-table and the final page references?

 $L_{4}$ \_ $L_{1}$ \_PointsTo(va, I4e, I3e, I2e, I1e, paddr) +  $paddr \mapsto_{p} page_{val}$ 

#### **Tokens for Traversals**

$$\underbrace{\mathsf{va} \hookrightarrow_\mathsf{q}^\delta \; \mathsf{pa}}_{\mathsf{Ghost \; translation}} * \underbrace{\mathsf{pa} \mapsto_\mathsf{p} \big\{ \mathsf{qfrac} \big\} \; \mathsf{val}}_{\mathsf{Physical \; location}}$$

- Abstract the purple and red segment of page-table traversal into logical summarization of the walk
- Distribute the fragmental ownersip of the logical page-table summarization to virtual memory ownership

#### Some Parts from Kernel Invariant

# Definition (The Kernel Invariant for Page-Table Traversal with Virtual Page-Table Pointers)

```
\mathcal{I}ASpace<sub>id</sub>(\theta, \Xi, m) \stackrel{\triangle}{=} ASpace_Lookup<sub>id</sub>(\theta, \Xi, m) * GhostMap(id, \Xi) *
                       \begin{array}{l} \bigstar \quad \exists \; (\text{I4e, I3e, I2e, I1e, paddr}). \; \mathsf{L}_{4}\_\mathsf{L}_{1}\_\mathsf{PointsTo}(\mathsf{va, I4e, I3e, I2e, I1e, paddr}) ) * \\ \bigstar \quad \exists \; (\mathsf{qfrac, q, val,va}). \; \lceil \mathsf{va} = \mathsf{pa} + \mathsf{KERNBASE level} > 1 \rceil * \; \mathsf{va} \hookrightarrow^{\delta}_{\mathsf{q}} \; \mathsf{pa} \quad * \; \mathsf{pa} \mapsto_{\mathsf{p}} \{\mathsf{qfrac}\} \; \mathsf{val} * \\ \ast \quad \exists \; \mathsf{qfrac} \; \mathsf{paddr} = \mathsf{pa} + \mathsf{paddr} = \mathsf{pa} + \mathsf{paddr} = \mathsf{pa} + \mathsf{paddr} = \mathsf{pa} + \mathsf{paddr} = \mathsf{paddr}
    (pa,level)∈Ξ
                                                 \lceil qfrac = 1 \leftrightarrow \neg entry\_present (val) \rceil *
                                                                                                                                                                                   Entry validity
      \left( \lceil \mathsf{present\_L}(\mathsf{val},\mathsf{level}) \rceil \twoheadrightarrow \forall_{i \in 0..511}. \left( (\mathsf{entry\_page\ val}) + i\ *\ 8 \right) \hookrightarrow^{id} \mathsf{level-1} \right)
                                                                                                                                                                                                                                                       Indexing into next level of tables
          where
  present_L(val, level) \stackrel{\triangle}{=} entry_present(val) \land level > 0
```

# **Specifying P2V**

```
 \begin{cases} \text{$P*$\mathcal{I}$ASpace}_{id}(\theta,\Xi\setminus\{\text{entry}\}), m)* \text{$r$} \text{$r$} \text{$r$} \text{$v$} \text{$v$} \text{$entry}* \text{$r$} \text{$cx$} \text{$r$}_{-}* \text{$entry$} \text{$\mapsto_{id}$}_{-}* \text{$r$} \text{$tv$} \hookrightarrow^{\delta s} \delta \rbrace_{\text{rtv}} \\ \{ \text{entry} + \text{$KERNBASE} \mapsto_{\text{vpte,qfrac}} (\text{pte\_initialized (entry\_val.pfn)}) \cap_{\text{rtv}} \rbrace_{\text{top-16}} \text{$\mapsto_{v}$} (\text{pte\_initialized (entry\_val.pfn)}) * \text{$r$} \text{$r$} \text{$r$} \text{$t$} \text{$able\_root (pte\_initialize(entry\_val.pfn))} \rbrace_{\text{rtv}} \\ \{ \forall_{i \in 0 \dots 511}. ((\text{table\_root (pte\_initialized (entry\_val.pfn))}) + i*8) \hookrightarrow^{\text{id}} v-1 \rbrace_{\text{; ; uintptr\_t}} \text{$next\_virt\_addr} = (\text{uintptr\_t}) \text{$P2V(entry.pfn} < <12); \\ \text{movabs $KERNBASE, $rcx} \quad \{ \dots * \text{$rcx} \mapsto_{r} \text{$KERNBASE} * \dots \}_{\text{rtv}} \\ \text{add} \quad \text{$rcx$}, \text{$rax} \\ \{ \dots * \text{$rax} \mapsto_{r} \text{ table\_root (pte\_initialize(entry\_val.pfn)}) + \text{$KERNBASE} * \dots \}_{\text{rtv}} \\ \dots \; \text{$; clean up the stack and return the rax value} \end{cases}
```

Figure: Converting a physical address of a PTE to a virtual address (w/o instruction pointer or flag updates).

## The Current Status of Machinery




Figure: x64-Iris

- Dumping .o files
- Manuel treatment on Xabs instructions and field access

## A Rough Quantification on the Current Status

Table: Line-of-Code Numbers for pte Verification

	C LoC A	Assembly LoC	Roqc Proof LoC
pte_get_next_table	12	45	3200
pte_walkpgdir	8	44	3200
pte_p2v	_	1	75
pte_switch_addrspace	_	18	350
pte_map_page	7	28	1750
pte_initialize	4	20	700

Table: Line-of-Code Numbers for x64-Iris Logic

	Roqc LoC	
Soundness of Instructions Mentioned in the Presentation	50176	
Soundness of instructions Mentioned in the Presentation	(The Complete Set of Instructions $\geq 1$ Million)	
VMM Related Logical Constructions	5554	
Machine Model	6172	


## Part II

# **Foundations for Specification Evolution**

#### **Protocols**

- Interfaces are well-known abstractions in low-level systems
  - Device drivers, Virtual-File-Systems (VFS) etc.
- Protocols are well-know for specifying them

# **Specifying Protocols for Systems with STSes**



opened  $\mathcal{T}_{@}$   $\mathcal{T}_{6}$ closed  $\mathcal{T}_{@}$ 

Figure: STS for Distributed File Protocol

Figure: STS for Traditional File Protocol

### Interacting with STSes

Modelling interactions of a client with a state machine via token exchange

## **Defining STSes**

## Definition (STS Definition following CaReSL's presentation [Turon et al.(2013)])

An STS  $\pi$  is given by:

- 1. a set of states S,
- 2. a map from a state set of tokens  $\mathcal{T}: \mathcal{S} \to \mathsf{TokSet}$ ,
- 3. a transition relation → on states, which is then lifted to pairs of a state and token set:

$$(s;T) \rightsquigarrow (s';T') \triangleq s \rightsquigarrow s' \land \mathcal{T}(s) \uplus T = \mathcal{T}(s') \uplus T'$$

4. an interpretation mapping states to state assertions  $\varphi: \mathcal{S} \to \mathsf{Prop}$ .

## **Propositional Kripke Model**

## Definition ((Propositional) Kripke Model [Hughes and Cresswell(1996)])

A Kripke model  $\mathfrak{M}$  is a triple (W, R, V) where

- W is a set of "worlds"
- $R \subseteq W \times W$  is a relation called the *accessibility* relation between worlds
- V: PropVar  $\to \mathcal{P}(W)$  gives for each propositional variable p a set of worlds V(p) where p is considered true


## Bisimulations over Kripke Models


## Definition ((Propositional) Bisimulation of Kripke Structures: $\mathfrak{M} \sim \mathfrak{M}'$ .)

A bisimulation between (multimodal) Kripke structures  $(W, R_{i \in I}, V)$  and  $(W', R'_{i \in I}, V')$  is a relation  $E \subseteq W \times W'$  satisfying:

- If w E w', then w and w' satisfy the same propositional variables.
- If w E w' and w R v, then there exists  $v' \in W'$  such that v E v' and w' R' v'
- If w E w' and w' R' v', then there exists  $v \in W$  such that v R v' and w R v

#### Intuition on Bisimulations over STSes





- More than just relating **STS**es in representation invariants per state.
- Bisimilar states can have different representation invariants.

### Proof Indistinguishability

Knowing the proof of a client against the right (target STS conventionally  $\pi'$ ) enables deducing the proof against the bisimilar on the left (source STS conventionally  $\pi$ ).

## A Quick Tour on STS Assertions

• Invariants  $\varphi_{\pi}^{\gamma}$ , client capability  $[s;T]^{\gamma}$ 

#### STSALLOC

$$\varphi(s) \Rightarrow \exists \gamma. \boxed{\varphi}_{\pi}^{\gamma} * \boxed{s; AllTokens} \setminus \overline{\mathcal{T}(s)}^{\gamma}$$
  
STSOPEN

$$\frac{STSOPEN}{\left[\varphi\right]_{\pi}^{\gamma}*\left[\bar{s};\bar{T}\right]^{\gamma}} \Rightarrow \left(\exists \ s'. \lceil (s0,T) \stackrel{\mathsf{rely}^{*}}{\sqsubseteq}_{\pi} (s',T) \rceil * \varphi(s) * \forall sl', \ T'. \lceil (s',T) \stackrel{\mathsf{guar.}^{*}}{\sqsubseteq}_{\pi} (sl',T') \rceil * \varphi(sl') \Rightarrow \left[\bar{sl};\bar{T}'\right]^{\gamma}\right)}{\text{UPDISL}}$$

 $\alpha$  physically atomic

$$\frac{\forall s_0 . \ ((s;T) \overset{\mathsf{rely}^*}{\sqsubseteq}_{\pi} \ (s_0;T)) \vdash \{\varphi(s_0) * P\} \ \alpha \ \{\exists s' \ , \ \mathsf{T'} \ . \ (s_0;T) \overset{\mathsf{guar}^*}{\sqsubseteq}_{\pi} \ (s';\mathsf{T'}) * \varphi(s') * Q\}}{\left[\varphi\right]_{\pi}^{\gamma} \vdash \{\left[\underline{s};\overline{\mathsf{T}}\right]^{\gamma} * P\} \ \alpha \ \{\exists \ s',\mathsf{T'} . \left[\underline{s'};\overline{\mathsf{T'}}\right]^{\gamma} * Q\}}$$

Figure: Iris STS Library [Jung et al.(2015)] simplified with later modality and invariant masks omitted

# **Decomposing Bisimilarity in STSes**

The bisimulation  $(\mathcal{M}(\pi, \pi', \varphi, \varphi', s, \mathsf{T}, \mathsf{U}))$  between two state machines,  $\pi$  and  $\pi'$  is composed of

- The source STS  $\pi$
- The target STS  $\pi'$
- The source STS's state interpretation function  $-\varphi$
- The target STS's state interpretation function  $-\varphi'$
- Token Embedding  $\epsilon_{\mathcal{S}}: \mathcal{S}(\pi) \mapsto \mathcal{S}(\pi')$
- State Embedding  $\epsilon_T$ :  $\mathcal{T}(\pi) \mapsto \mathcal{T}(\pi')$
- The Law of Rely
- The Law of Guarantee
- The Law of Tolerance
- The state of source STS from which bisimulation is considered against any client interference with the token set T

#### **Proof Translation**

Obtain a proof rule utilizing the bisimulation to translate proofs between bisimilar state machines!

### We Need This

$$\frac{\text{BISIM}}{\pi \sim \pi'} \frac{q \, \epsilon_{\mathcal{S}} \, s}{q' \, \epsilon_{\mathcal{S}} \, s'} \frac{\{[s; \epsilon_{\overline{\mathcal{T}}}(\overline{\mathcal{T}})]_{\pi'}^{\gamma} * P\} \, C \, \{[s'; \overline{\mathcal{T}}]_{\pi'}^{\gamma} * Q\}}{[\varphi]_{\pi}^{\gamma} \vdash \{[q; \overline{\mathcal{T}}]_{\pi}^{\gamma} * P\} \, C \, \{[q'; \overline{\mathcal{T}}]_{\pi}^{\gamma} * Q\}}$$

#### We Use This

#### UPDISL

$$\frac{\alpha \text{ physically atomic}}{\forall s_0 \; . \; ((s;\mathsf{T}) \overset{\mathsf{rely}^*}{\sqsubseteq}_{\pi} \; (s_0;\mathsf{T})) \; \vdash \{\varphi(s_0) * P\} \; \alpha \; \{\exists s' \; , \; \mathsf{T'} \; . \; (s_0;\mathsf{T}) \overset{\mathsf{guar}^*}{\sqsubseteq}_{\pi} \; (s';\mathsf{T'}) * \varphi(s') * Q\} }{ \underbrace{\varphi}_{\pi}^{\gamma} \vdash \{ \underbrace{[s;\mathsf{T}]^{\gamma} * P\} \; \alpha \; \{\exists s' \; , \; \mathsf{T'} . \underbrace{[s';\mathsf{T'}]^{\gamma} * Q\} } }$$
 BISIM 
$$\frac{\pi \sim \pi' \qquad q \; \epsilon_{\mathcal{S}} \; s \qquad q' \; \epsilon_{\mathcal{S}} \; s' \qquad \{ \underbrace{[s;\epsilon_{\overline{T}}(\mathcal{T})]_{\pi'}^{\gamma} * P\} \; C \; \{ \underbrace{[s';\mathsf{T'}]_{\pi'}^{\gamma} * Q\} } }$$
 
$$\underbrace{\varphi}_{\pi}^{\gamma} \vdash \{ \underbrace{[g;\mathsf{T}]_{\pi}^{\gamma} * P\} \; C \; \{ \underbrace{[g';\mathsf{T'}]_{\pi}^{\gamma} * Q\} } }$$

#### Invariants of File Protocols

### Definition (File Protocol Invariants)

$$\varphi_{\mathsf{distributedfile}} (\ \ell \ , \ \mathsf{R} \ ) (\ s \ ) \triangleq \left\{ \begin{array}{l} \mathsf{match} \ \mathsf{s} \ \mathsf{with} \\ \mathsf{to} - \mathsf{flush} \Rightarrow & \mathsf{R} \ast \exists \ \mathsf{fs.} \ \mathsf{isValidDirty}(\mathsf{fs}) \ast \\ & \ell \mapsto (\mathsf{fs.} \mathit{id}, \mathsf{fs.status} = \mathsf{dirty}) \\ \mathsf{opened} \Rightarrow & \mathsf{R} \ast \exists \ \mathsf{fs.} \ \mathsf{isValid}(\mathsf{fs}) \ast \\ & \ell \mapsto (\mathsf{fs.} \mathit{id}, \mathsf{fs.status} = \mathsf{clean}) \\ \mathsf{closed} \Rightarrow & \exists \ \mathsf{fs.} \ \mathsf{isValidClosed}(\mathsf{fs}) \ast \\ & \ell \mapsto (\mathsf{fs.} \mathit{id}, \mathsf{fs.status} = \mathsf{closed}) \end{array} \right\}$$

$$\varphi_{\mathsf{file}} (\ \ell \ \mathsf{R} \ ) (\ s \ ) \triangleq \left\{ \begin{array}{l} \mathsf{match} \ \mathsf{s} \ \mathsf{with} \\ \mathsf{opened} \Rightarrow & \mathsf{R} \ast \exists \ \mathsf{fs.} \ \mathsf{isValid}(\mathsf{fs}) \ast \ell \mapsto (\mathsf{fs.} \mathit{id}, \mathsf{fs.status} = \mathsf{clean} \lor \mathsf{dirty}) \\ \mathsf{closed} \Rightarrow & \exists \ \mathsf{fs.} \ \mathsf{isValidClosed}(\mathsf{fs}) \ast \ell \mapsto (\mathsf{fs.} \mathit{id}, \mathsf{fs.status} = \mathsf{closed}) \end{array} \right\}$$

# **Keeping Promises**

TRANSFER FILE WRITE 
$$\pi \sim \pi' \quad \text{opened } \epsilon_{\mathcal{S}} \, s \quad q' \, \epsilon_{\mathcal{S}} \, s' \\ \{ [s; \epsilon_{\overline{T}}(\overline{T})]_{\pi'}^{\gamma} * P \} \text{ write } \ell \text{ new\_val } \{ [s'; \overline{T'}]_{\pi'}^{\gamma} * Q \} \\ \hline \mathcal{\varphi}_{\text{distributedfile}} \ _{\pi}^{\gamma} \vdash \{ [\text{opened}; \overline{T}]_{\pi}^{\gamma} * P \} \text{ write } \ell \text{ new\_val } \{ [q'; \overline{T'}]_{\pi}^{\gamma} * Q \}$$

### The Law of Rely

### Theorem (The Law of Rely)

$$\forall s'.(s;T) \overset{\mathsf{rely}^*}{\sqsubseteq}_{\pi} (s';T) \leftrightarrow \\ (\forall_{s_1,s'_1,T_1}.\,\epsilon_{\mathcal{S}}(s,s_1) \to \epsilon_{\mathcal{S}}(s',s'_1) \to \epsilon_{\overline{\mathcal{T}}}(T,T_1) \to (s_1;T_1) \overset{\mathsf{rely}^*}{\sqsubseteq}_{\pi'} (s'_1;T_1)$$

- We do not drop any client interference with capabilities T
- Indetification of the states that are tolerant to the client interference from which the STS can take steps (Guarantee)
- Bookkeeping of the client interference needed!
- Identifying the valid pre state

#### The Law of Guarantee

### Theorem (Guarantee Bisim without Invariants)

$$\forall_{q',q,T'}. \epsilon_{\overline{T}}(T) \equiv T' \to \epsilon_{\mathcal{S}}(s,q) \to (q;T') \stackrel{\mathsf{rely}^*}{\sqsubseteq}_{\pi'} (q';T') \to \forall_{q'',T''}. (q';T') \stackrel{\mathsf{guar}.}{\sqsubseteq}_{\pi'} (q'';T'') \to \exists_{s',s'',T'_0,T''_0}. (s';T'_0) \stackrel{\mathsf{guar}.}{\sqsubseteq}_{\pi} (s'';T''_0) \land \epsilon_{\mathcal{S}}(s') = q' \land \epsilon_{\mathcal{S}}(s'') = q'' \land \epsilon_{\overline{T}}(T''_0) \equiv T' \land \epsilon_{\overline{T}}(T''_0) \equiv T''$$

- Under the embedded client interference, the steps taken by the target STS must be countered by a one in the source STS
- From target STS to source STS
- Identifying the valid post state

### **Soundness**

### Theorem (Soundness)

The updated state from UPDISL is preserved by the bisimulation.

# **Ongoing Work**

- Homomorphisms for general form of specifications (i.e., more than STSes)
- Exploit another obvious application fields, e.g., device drivers
- Only Iris pluggable?

### Part III

# Semantic Type Assertions for Deferred Memory Reclamation Schemes

# What is Deferred Memory Reclamation?

- Both reader and writer threads accessing to a memory location simultaneously
- The write waits the readers that are already on the same memory location i.e.,
   Grace Period
- After the grace period end, the grace period ends, i.e, the readers leave the memory location, it is safe to *reclaim* the memory location
- Different schemes: Hazard Pointers (Maged M. Michael 2004), Read-Copy-Update (PE McKenney and JD Slingwine [McKenney and Slingwine(1998)])

### **RCU Semantics**





Figure:  $tid_{mut}$  unlinks the node with value 1.



### **RCU Semantics**



Figure: Bounding threads,  $tid_{r1}$  and  $tid_{r2}$  exit ReadBlock.




Figure: Reclaimed the node  ${\bf 1}$ 

### Type Assertions for RCU

```
struct BagNode{
  int data;
  BagNode<rcuItr> Next;
}
BagNode<rcuRoot> head;
```

```
void add(int toAdd){
WriteBegin;
BagNode nw = new;
{nw: rcuFresh{}}
nw.data = toAdd:
{ head: rcuRoot, par: undef, cur: undef }
BagNode < rcuItr > par, cur = head;
{ head: rcuRoot, par: rcultr\epsilon{}}
\{cur: rcultre\{\}\}
cur = par.Next;
{cur: rcultrNext{}}
\{par: rcultr \in \{Next \mapsto cur\}\}
while(cur.Next != null){
  {cur: rcultr(Next)<sup>k</sup>.Next{}}
  {par: rcultr(Next)^k \{Next \mapsto cur\}\}
  par = cur;
   cur = par.Next;
WriteEnd:
```

# A Taste of Soundness on Type System for RCU

- Soundness on top of Views Framework (Dinsdale-Young et.al. [?])
  - Logical state with its observation-map , free-list etc.
  - Denotation of types encoding the post-environment of any type accurately

$$\llbracket \mathsf{\Gamma}, \, \mathsf{x} : \mathsf{rcultr} \, \rho \, \mathcal{N}[y : \mathsf{rcultr}] 
rbracket_{M,tid}$$

- Global Invariants
  - Unlinked Reachability:
  - Delayed Ownership Transfer and Reader in Freelist:
- Discharging these invariants once as a part of soundness
  - No need to prove them for each different client

### Remarks

- Simpler that full-blown program logics: Tassarotti et al. (PLDI 2015) [Tassarotti et al.(2015)], Fu et.al., Gotsman et.al.(ESOP 2013)
- The first general operational model for RCU-based memory management
- Based on our suitable abstractions for RCU in the operational semantics
  - Decoupling the memory-safety proofs from the underlying reclamation model
  - Similar is done for correctness by Meyer and Wolff (POPL 2019)
- Applicability/Usability
  - The first safety proof RCU client Citrus Binary Search Tree (Maya Arbel and Hagit Attiya PODC 2014)
  - Linked-list based bag implementation (McKenney Technical Report 2015)
- More type rules in the paper
  - Refinement rules for control flows
  - A simple type system for readers
  - Entering and exiting read/write-side critical sections

### **Future Directions**

- Deploying it as Clang front-end
  - Abstract operational semantics can handle "classical RCU"
  - But optimized "batch lists" in Linux kernel? Refinement with our abstract model?
- Rust ownership
  - When published Rust's ownership was not able to handle RCU-like programming pattern
  - Now there is a set of RCU types
- Go adopted similar pattern in the existence of garbage-collector
  - Captured by our operational semantics
  - Async-free + Free list
- Beyond memory-safety? Tolerance to stale data



George Edward Hughes and Max J Cresswell. 1996. A new introduction to modal logic.



Ralf Jung, David Swasey, Filip Sieczkowski, Kasper Svendsen, Aaron Turon, Lars Birkedal, and Derek Dreyer. 2015

Iris: Monoids and Invariants As an Orthogonal Basis for Concurrent Reasoning. In Proceedings of the 42Nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (Mumbai, India) (POPL '15). ACM, New York, NY, USA, 637-650. https://doi.org/10.1145/2676726.2676980



Richard McDougall and Jim Mauro. 2006. Solaris internals: Solaris 10 and OpenSolaris kernel architecture. Pearson Education



Paul E McKenney and John D Slingwine. 1998. Read-copy update: Using execution history to solve concurrency problems. In Parallel and Distributed Computing and Systems. 509-518.



Joseph Tassarotti, Derek Drever, and Viktor Vafeiadis, 2015. Verifying Read-copy-update in a Logic for Weak Memory. In Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation (Portland, OR, USA) (PLDI 2015). ACM, New York, NY, USA, 110-120.

https://doi.org/10.1145/2737924.2737992



Aaron Turon, Derek Dreyer, and Lars Birkedal. 2013. Unifying Refinement and Hoare-Style Reasoning in a Logic for Higher-Order Concurrency. In ICFP.