

Erick Salas Chaverri

Address: Heredia, Santa Bárbara.

Telephone: (506) 8311-5612

ericksc@gmail.com

[linkedin.com/in/erick-salas-chaverri](https://www.linkedin.com/in/erick-salas-chaverri)

PROFILE

Expert software developer for Data science and Back-End applications based on Python, SQL and full stack tools on multinational companies under Agile methodologies. Including studies on machine learning and digital signal processing. Great focus on stakeholder's support with wide disposition on establishing and maintaining excellent working relationships within all levels of the company. Large ability to influence change and setting new horizontal goals as electronic engineer.

JOB EXPERIENCE

OTSI/HPE

July 2016 - Present

Data Analysis Engineer

Developer of data processing and analytic framework for high volume manufacture production line using high end Data Base infrastructure across the HPE's validation environment.

- Ensure validation and data reporting up and running on electronic device validation system to reduce fallout rate across wide and complex product portfolio.

Technologies: Python, Jupyter Notebook, Pandas, Docker, data mining, REST API, databases, MS SQL, MDX, Visual Studio Analysis Services, OLAP Cubes. GIT.

Network test Engineer

Implementer of test plans for network devices for product quality insurance across the HPE's validation line.

- Resolve testability challenges on electronic device validation system to reduce fallout rate across wide and complex product portfolio.

Technologies: Python, Unit testing, Jenkins, Network devices CLI.

INTEL

August 2012 - May 2016

Integrated circuit test module developer

Implementer of test plans for complex integrated circuits for product quality insurance across the factory line.

- Mitigate the product rejection by 100% on electrical verification step before the custom release on the microprocessor test line without impacting quality.

Technologies: Python, data bases, data analysis, Perl, Statistic Analysis, Scrum and Lean Manufacturing.

Integrated circuit test module validator

Resolve recurrent product fallout by data analysis to establish best standards resulting in material savings 7 Million of dollars.

- Enable production capacity with a pull-in of 8 weeks before target without compromising the product's quality by reducing extra steps.

Technologies: Perl, Statistic Analysis, Unix BASH.

HEWLETT PACKARD – HP

Integrate circuit description validator

July 2010 - May 2012

Verifier of complex integrated circuits based on architecture description to meet specifications on software test plan implementations.

- Design error detection test plan on pre-silicon stage before production release to factoring to avoid customer impact.

Technologies: Perl, data processing, Unix, computer architecture.

PROFESSIONAL DEVELOPMENT

Metrology Technician. **2017**
Instituto Tecnológico de Costa Rica

CCNA: Network Fundamentals and Routing Protocols and Concepts. **2008**
Cisco Certified Network Associate.

Network Management platform LAN II UNIX-Linux and Optic Fiber entry level. **2004**
Instituto Nacional de Aprendizaje.

PUBLICATIONS AND CONFERENCES

Implementation of an automatic gain control for audio signals **2011**
in an application for environmental protection.
Conference on Technologies for Sustainable Development.

Recognition of patterns in real time acoustic through a deployment FPGA **2011**
Implementation in an application of environmental protection.
Embedded Technology Conference.

Implementation of a multi-rate digital filter bank for spectral energy estimate **2010**
in an application for environmental protection.
Central America and Panama IEEE Committee, CONCAPAN XXX.

SKILLS

Software Strong experience on script writing on Python, SQL, Perl and PHP.
Python database and REST API module implementation.
MS Analysis services and OLAP cubes
Unit testing. Continuous Integration. SVN, GIT.
Development and debugging of UNIX/Linux BASH scripts.

Hardware Automatic electronic product testing
Design and verification methodologies of integrated circuits.
RTL level design systems on FPGA HDL and embedded systems.

FORMAL EDUCATION

M.Sc: Digital Signal and Image Processing. **On Progress**
Instituto Tecnológico de Costa Rica

Licentiate: Electronic Engineering Degree. **2010**
Instituto Tecnológico de Costa Rica.