Chimera-2016-A

 $Assembly\ Language\ Programming$

CANS TECHNOLOGIES, INC

Processor Architecture

MAIN		
REGISTERS:	В	AD (Accumulators)
I.	H	AB (Accumulators) LH
	11	
INDEX		
REGISTERS:		
X		X (Index)
Y		Y (Index)
SP		Stackpointer
PROGRAM COUNTER:		
PC		Programcounter
STATUS REGISTER:		,
I	- Z N C	Flags

IMMEDIATE ADDRESSING (#)

The operand is the second byte for 8 bit instructions or the second byte for the upper byte and third byte for the lower byte represent the data for given instruction, no memory addressing is required.

IMPLIED ADDRESSING(impl)

A single byte instruction in which all of the data and operands are implied through the instruction itself.

ABSOLUTE ADDRESSING(abs)

In absolute addressing the second byte of an instruction represents the high order byte of an effective address. The third byte represents the low order byte of an effective address. The two bytes are added to allow full access to 65K of memory.

INDEXED ABSOLUTE ADDRESSING(abs,X)

In indexed absolute addressing the second byte and third byte of an instruction are used in conjunction with a index register (Register X or Register Y). the second byte of the instruction represents the high order byte of an effective address. The third byte represents the high low byte of an effective address. The result is added to the index register giving a result anywhere in memory. Any 16 bit carry is discarded.

INDIRECT ADDRESSING(ind)

In indirect addressing the second byte of an instruction represents the high order byte of a full effective address. The third byte represents the low order byte of an effective address forming a full effective address. The contents of the effective address represent the high order byte of an effective address, the contents of the next location in memory represents the low order byte giving the full effective addressing.

INDEXED INDIRECT ADDRESSING((ind,X))

In indexed indirect addressing, the second byte (high order) and third byte(low order) of an instruction is added to a index register (Register X or Register Y) a location in memory. The contents of this address represents the high order byte of an effective address, the contents of the next location in memory represents the low order byte giving the full effective addressing.


OFFSET ADDRESSING(rel)

In offset addressing, the second instruction byte of the instruction is used as a offset in conjunction with the program counter. The offset is calculated by using the given byte as signed, resulting in -128 to +127. This offset is added to the contents of the program counter giving the effective address within -128 to +127.

REGISTER ADDRESSING

In Register addressing the name of the desintation register (and the source where applicable) is stated in the instruction needing no addition bytes.

Big Endian: Any instruction that contains 2 addition byte are arranged in the order of high first then low. Below is a example of a opcode using absolute addressing.



Hexadecimal Matrix

	0xF	LDY	#	LDY	aps	LDY	abs,X	LDY	abs,Y	LDY	(pui)	LDY	(ind,X)	MOVE	М, А	MOVE	M, B	MOVE	M, L	MOVE	М, Н	MOVE	-, -	POP	A	POP	М	POP	FL	POP	ı	POP	H
	0xE	TDX	#	LDX	aps	LDX	abs,X	LDX	abs,Y	LDX	(jud)	LDX	(ind,X)	MOVE	Н, А	MOVE	Н,В	MOVE	H, L	MOVE	н, н	MOVE	н, м	PUSH	Ą	PUSH	М	PUSH	FL	PUSH	ı	PUSH	H
	0xD	ΓX	#	MVI	н,#	HLT	$_{ m lmp}$	1	1		1	RTI	ldmi	MOVE	L , A	MOVE	L , B	MOVE	Г, Г	MOVE	Г, Н	MOVE	L , M	$_{ m SLOY}$	aps	$_{ m SLOY}$	abs,X	$_{ m SLOY}$	abs, Y	$_{ m STOY}$	(ind)	STOY	(ind,X)
	0xC	ΓX	#	MVI	L,#	NOP	impl	1	1	RET	lmpl	SWI	impl	MOVE	В, А	MOVE	В,В	MOVE	B, L	MOVE	В, Н	MOVE	В, М	STOX	aps	STOX	abs,X	STOX	abs,Y	STOX	(jud)	STOX	(ind,X)
	0xB	LDAB	#	LDAB	aps	LDAB	abs,X	LDAB	abs,Y	LDAB	(pui)	LDAB	(ind,X)	MOVE	А, А	MOVE	А,В	MOVE	A , L	MOVE	А, Н	MOVE	Α, Μ	STORB	aps	STORB	abs,X	STORB	abs,Y	STORB	(jud)	STORB	(ind,X)
	0xA	LDAA	#	LDAA	abs	LDAA	abs,X	LDAA	abs,Y	LDAA	(ind)	LDAA	(ind,X)	SOLS	abs	SOLS	abs,X	SOLS	abs,Y	$_{ m SOLS}$	(ind)	STOS	(ind,X)	STORA	abs	STORA	abs,X	STORA	abs,Y	STORA	(ind)	STORA	(ind,X)
	6×0	1	1	1	ı	CLE	abs	BIT	A , L	BIT	А, Н	BIT	Α, Μ	BIT	B, L	BIT	В, Н	BIT	В, М		,	RR	abs	RR	abs,X	RR	abs,Y	RRA	A	RRB	М	XCHG	A, L
V NIBBLE	0x8	$_{ m SLI}$	impl	JLE	aps	CHI	abs	XOR	A , L	XOR	А, Н	XOR	Α, Μ	XOR	B, L	XOR	В, Н	XOR	В, М	ORIB	#	ROL	abs	ROL	abs,X	ROL	abs,Y	ROLA	A	ROLB	М	SBCP	A, L
TOV	0x7	CLI	ldmi	JHI	aps	CPL	abs	AND	Α, Γ	AND	А, Н	AND	A , M	AND	B, L	AND	В, Н	AND	B, M	ORIA	#	COM	aps	COM	abs,X	COM	abs,Y	COMA	Ą	COMB	В	ADCP	Α, Γ
	9x0	$_{ m SLC}$	lmpl	JPL	aps	CMI	aps	OR	Α, Γ	OR	А, Н	OR	A , M	OR	B, L	OR	В, Н	OR	B, M	CPIB	#	LSR	abs	LSR	abs,X	LSR	abs,Y	LSRA	A	LSRB	В	SAB	lmpl
	0x2	CIC	lmpl	JMI	aps	CEG	aps	CMP	Α, Γ	CMP	А, Н	$_{ m CMP}$	A , M	CMP	B, L	CMP	В, Н	CMP	B, M	CPIA	#	$_{ m SAR}$	aps	$_{ m SAR}$	abs,X	$_{ m SAR}$	abs,Y	$_{ m SARA}$	A	SARB	В	AAB	impl
	0x4	INCY	impl	JEQ	aps	CNE	aps	SUB	A , L	SUB	А, Н	SUB	Α, Μ	SUB	B, L	SUB	В, Н	SUB	B, M	SBIB	#	$_{ m SAL}$	aps	$_{ m SAL}$	abs,X	$_{ m SAL}$	abs,Y	$_{ m SALA}$	A	$_{ m SALB}$	В	$_{ m SBA}$	impl
	0x3	DEY	ldmi	JNE	aps	CCS	aps	ADD	Α, Γ	ADD	А, Н	ADD	Α, Μ	ADD	B, L	ADD	В, Н	ADD	B, M	$_{ m SBIA}$	#	RLC	aps	RLC	abs,X	RLC	abs,Y	RLCA	A	RLCB	В	ABA	impl
	0x2	INCX	impl	$_{ m JCS}$	aps	CCC	aps	$_{ m SBC}$	Α, Γ	$_{ m SBC}$	А, Н	$_{ m SBC}$	Α, Μ	$_{ m SBC}$	В, Г	$_{ m SBC}$	В, Н	$_{ m SBC}$	В, М		1	RRC	aps	RRC	abs, X	RRC	$^{\mathrm{abs,Y}}$	RRCA	Α	RRCB	В	$_{\rm CSA}$	impl
	0x1	DECX	impl	JCC	aps	$_{ m JSR}$	aps	ADC	A , L	ADC	А, Н	ADC	A , M	ADC	B, L	ADC	В, Н	ADC	В, М		1	DEC	aps	DEC	abs,X	DEC	abs,Y	DECA	Ą	DECB	Д	MYA	ldmi
	0x0	1	1	JMP	aps	LODS	#	LODS	aps	LODS	abs,X	LODS	abs,Y	LODS	(ind)	LODS	(ind,X)		1		,	INC	abs	INC	abs,X	INC	abs,Y	INCA	A	INCB	М	CAY	ldmi
-	-	0x0	ı	0x1	1	0x2	1	0x3	•	0x4	'	0x2	•	9x0	'	0x7	,	0x8	'	6x0	,	0xa	'	0xp	1	0xc	'	0xd	1	0xe	1	0xf	-
'	1	нісн ліввге																															

OPCODE	
DESCRIPTION	
Flags: I - Z N C	Addressing Opcode
NOTES	

	1,0.	220			
LDAA	Addressing	Opcode	LDAB	Addressing	Opcode
Loads Memory into	#	0x0A	Loads Memory into	#	0x0B
Accumulator	abs	0x1A	Accumulator	abs	0x1B
Flags:	abs,X	0x2A	Flags:	abs,X	0x2B
notes	abs,Y	0x3A	notes	abs, Y	0x3B
	(ind)	0x4A		(ind)	0x4B
	(ind,X)	0x5A		(ind,X)	0x5B

	~=		
	STORA	Addressing	Opcode
Store	s Accumulator	abs	0xBA
in	to Memory	abs,X	0xCA
Flags:		abs,Y	0xDA
	notes	(ind)	0xEA
		(ind,X)	0xFA

	STORB	Addressing	Opcode
Stores	s Accumulator	abs	0xBB
	to Memory	abs,X	0xCB
Flags:		abs, Y	0xDB
	notes	(ind)	0xEB
		(ind, X)	0xFB

ADC	Addressing	Opcode
Register added to	A-L	0x31
Accumulator with	A-H	0x41
Carry	A- M	0x51
Flags:TTT	B-L	0x61
notes	В-Н	0x71
	B-M	0x81

SBC	Addressing	Opcode
Register subtracted to	A-L	0x32
Accumulator with	A-H	0x42
Carry	A-M	0x52
Flags: T T T	$\operatorname{B-L}$	0x62
notes	В-Н	0x72
	B-M	0x82

ADD	Addressing	Opcode
Register added to	A-L	0x33
Accumulator	A-H	0x43
Flags:TTT	A-M	0x53
notes	$\operatorname{B-L}$	0x63
	В-Н	0x73
	B-M	0x83

SUB	Addressing	Opcode
Register subtracted to	A-L	0x34
Accumulator	A-H	0x44
Flags: T T T	A-M	0x54
notes	$\operatorname{B-L}$	0x64
	В-Н	0x74
	B-M	0x84

CMP	Addressing	Opcode
Register compared to	A-L	0x35
Accumulator	A-H	0x45
Flags:TTT	A-M	0x55
notes	$\operatorname{B-L}$	0x65
	В-Н	0x75
	B-M	0x85

	OR	Addressing	Opcode
Registe	er bitwise	A-L	0x36
inclusiv	ve or with	A-H	0x46
Accu	mulator	A-M	0x56
Flags: -	TT-	B-L	0x66
n	otes	В-Н	0x76
		B-M	0x86

AND	Addressing	Opcode
Register bitwise and	A-L	0x37
with Accumulator	A-H	0x47
Flags: T T -	A-M	0x57
notes	B-L	0x67
	В-Н	0x77
	B-M	0x87

	XOR	Addressing	Opcode
Reg	gister bitwise	A-L	0x38
excl	usive or with	A-H	0x48
A	ccumulator	A-M	0x58
Flags:	T T -	$\operatorname{B-L}$	0x68
	notes	В-Н	0x78
		B-M	0x88

BIT	Addressing	Opcode
Register Bit tested	A-L	0x39
with Accumulator	A-H	0x49
Flags: T T -	A-M	0x59
notes	$\operatorname{B-L}$	0x69
	В-Н	0x79
	B-M	0x89

SBIA	Addressing	Opcode
Data subtracted to	#	0x93
Accumulator with		
Carry		
Flags:TTT		
notes		

SBIB	Addressing Opcode
Data subtracted to	# 0x94
Accumulator with	
Carry	
Flags:TTT	
notes	

CPIA	Addressing	Opcode
Data compared to	#	0x95
Accumulator		
Flags:TTT		
notes		

CPIB	Addressing	Opcode
Data compared to	#	0x96
Accumulator		
Flags:TTT		
notes		

ORIA	Addressing Opcode
Data bitwise inclusive	# 0x97
or with Accumulator	
Flags: T T -	
notes	

ORIB	Addressing Opcode
Data bitwise inclusive	# 0x98
or with Accumulator	
Flags: T T -	
notes	

INC	Addressing	Opcode
Increment Memory or	abs	0xA0
Accumulator	abs,X	0xB0
Flags: T T -	abs,Y	0xC0
notes		

INCA	Addressing	Opcode
Increment Memory or	A	0xD0
Accumulator		
Flags:TT-		
notes		

INCB	Addressing Opcode
Increment Memory or	B 0xE0
Accumulator	
Flags: T T -	
notes	

DEC		Addressing	Opcode
Decrement Memory or		abs	0xA1
Accumulator		abs,X	0xB1
Flags:TT	-	abs, Y	0xC1
notes			

DECA	Addressing	Opcode
Decrement Memory or	A	0xD1
Accumulator		
Flags: T T -		
notes		

DECB	Addressing	Opcode
Decrement Memory or	В	0xE1
Accumulator		
Flags: T T -		
notes		

RRC	Addressing	Opcode
Rotate right through	abs	0xA2
carry Memory or	abs,X	0xB2
Accumulator	abs,Y	0xC2
Flags: T T T		
notes		

RRCA Rotate right through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0xD2	RRCB Rotate right through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode B 0xE2
RLC Rotate left through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0xA3 abs,X 0xB3 abs,Y 0xC3	RLCA Rotate left through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0xD3
RLCB Rotate left through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode B 0xE3	SAL Arithmetic shift left Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0xA4 abs,X 0xB4 abs,Y 0xC4
SALA Arithmetic shift left Memory or Accumulator Flags: TTT notes	Addressing Opcode A 0xD4	SALB Arithmetic shift left Memory or Accumulator Flags: T T T notes	Addressing Opcode B 0xE4
SAR Arithmetic shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0xA5 abs,X 0xB5 abs,Y 0xC5	SARA Arithmetic shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0xD5
SARB Arithmetic shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode B 0xE5	LSR Shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0xA6 abs,X 0xB6 abs,Y 0xC6
LSRA Shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0xD6	LSRB Shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode B 0xE6

COM			Addressing	Opcode
Negate Memory or			abs	0xA7
Accumulator			abs,X	0xB7
Flags: T T T			abs,Y	0xC7
notes				
İ				

COMA	Addressing Op	code
Negate Memory or	A 0x	$\overline{D7}$
Accumulator		
Flags: T T T		
notes		

COMB	Addressing Opcode
Negate Memory or	- B $0xE7$
Accumulator	
Flags: T T T	
notes	

ROL	Addressing	Opcode
Rotate left without	abs	0xA8
carry Memory or	$_{ m abs,X}$	0xB8
Accumulator	abs, Y	0xC8
Flags: T T -		
notes		

ROLA	Addressing	Opcode
Rotate left without	A	0xD8
carry Memory or		
Accumulator		
Flags: T T -		
notes		

	ROLB	Addressing	Opcode
Rotate left without		В	0xE8
carr	y Memory or		
A	ccumulator		
Flags: T T -			
	notes		

	RR	Addressing	Opcode
Rotate right without		abs	0xA9
carry Memory or		abs,X	0xB9
Accumulator		abs,Y	0xC9
Flags:TT-			
notes			

RRA	Addressing	Opcode
Rotate right without	A	0xD9
carry Memory or		
Accumulator		
Flags: T T -		
notes		

	RRB		Addressing	Opcode
Rotate right without			В	0xE9
carry Memory or				
A	ccumulator			
Flags: T T -				
	notes	İ		

	MOVE	Addressing	Opcode
Tran	sfer from one	A-A	0x6B
regis	ter to another	A-B	0x7B
Flags:		A- L	0x8B
	notes	A-H	0x9B
		A-M	0xAB
		B-A	0x6C
		B-B	0x7C
		$\operatorname{B-L}$	0x8C
		В-Н	0x9C
		B-M	0xAC
		L-A	0x6D
		L-B	0x7D
		$ ext{L-L}$	0x8D
		L-H	0x9D
		L- M	0xAD
		H-A	0x6E
		Н-В	0x7E
		$\mathrm{H}\text{-}\mathrm{L}$	0x8E
		Н-Н	0x9E
		H-M	0xAE
		M-A	0x6F
		M-B	0x7F
		M- L	0x8F
		M-H	0x9F
			0xAF

	LDX	Address	ing Opcode
Loads	Memory into	#	0x0E
r	egister X	abs	0x1E
Flags:		abs,X	0x2E
	notes	abs, Y	0x3E
		(ind)	0x4E
		(ind,X	(a) 0x5E

STOX	Addressing	Opcode
Stores register X into	abs	0xBC
Memory	abs,X	0xCC
Flags:	abs,Y	0xDC
notes	(ind)	0xEC
	(ind,X)	0xFC

DECX		Addressing	g Opcode
Decren	nents register X	impl	0x01
Flags:	T		
	notes		

INCX		Addressing	Opcode
Incren	nents register X	impl	0x02
Flags:	T		
	notes		

LDY	Addressing	Opcode
Loads Memory into	#	0x0F
register Y	abs	0x1F
Flags:	$_{ m abs,X}$	0x2F
notes	abs,Y	0x3F
	(ind)	0x4F
	(ind,X)	0x5F

STOY	Addressing	Opcode
Stores register Y into	abs	0xBD
Memory	abs,X	0xCD
Flags:	abs, Y	0xDD
notes	(ind)	0xED
	(ind,X)	0xFD

CAY	Addressing Opcode
Transters Accumulator	$\overline{\hspace{1cm}}$ impl $0xF0$
to register Y	
Flags:T-	
notes	

	MYA	Addressing	Opcode
Transters register Y to		impl	0xF1
Accumulator			
Flags:			
	notes		

DEY		Addressing	Opcode
Decren	nents register Y	impl	0x03
Flags:	T		
	notes		

INCY			Addressing	Opcode
Increm	nents register Y		impl	0x04
Flags:	T			
	notes			

	LODS	Addr	essing	Opcode
Loads	s Memory into	-	#	0x20
St	ackpointer	a	bs	0x30
Flags:		ab	$_{ m s,X}$	0x40
	notes	ab	s,Y	0x50
		(iı	nd)	0x60
		(inc	d,X)	0x70

	STOS	Addressing	Opcode
Store	s Stackpointer	abs	0x6A
in	to Memory	abs,X	0x7A
Flags:		abs,Y	0x8A
	notes	(ind)	0x9A
		(ind,X)	0xAA

	CSA	Addressing	g Opcode
Tra	nsters Status	impl	0xF2
ı	register to		
A	ccumulator		
Flags:			
notes			

PUSH	Addressing	Opcode
Pushes Register onto	A	0xBE
the Stack	В	0xCE
Flags:	FL	0xDE
notes	l L	0xEE
	H	0xFE

POP	Addressing	Opcode
Pop the top of the	A	0xBF
Stack into the Register	В	0xCF
Flags:	FL	0xDF
notes	${ m L}$	0xEF
	H	0xFF

	LX	Addressing	Opcode
Loads	s Memory into	LH,#	0x0C
re	egister pair	$_{ m LH,\#}$	0x0D
Flags:			
	notes		

JMP	Addressing Opcode
Loads Memory into	abs 0x10
ProgramCounter	
Flags:	
notes	

ABA	Addressing Opcode
Adds Accumulator B	impl 0xF3
into Accumulator A	
Flags:TTT	
notes	

SBA Subtracts Accumulator B from Accumulator A Flags: T T T notes	Addressing Opcode impl 0xF4	AAB Adds Accumulator A into Accumulator B Flags: T T T notes	Addressing Opcode impl 0xF5
SAB Subtracts Accumulator A from Accumulator B Flags:TTT notes	$\begin{array}{c c} \underline{-\text{Addressing}} & \text{Opcode} \\ \hline \text{impl} & 0xF6 \end{array}$	MVI	$ \begin{array}{c cc} \underline{ \text{Addressing}} & \text{Opcode} \\ \hline L,\# & 0x1C \\ H,\# & 0x1D \\ \end{array} $
ADCP Adds register pair into Accumulator pair Flags:TTT notes	Addressing Opcode A-L 0xF7	SBCP Subtracts register pair into Accumulator pair Flags:TTT notes	Addressing Opcode A-L 0xF8
XCHG Swaps the registers contents Flags: notes	Addressing Opcode A-L 0xF9	JSR Jump to subroutine Flags: notes	Addressing Opcode abs 0x21
RET Return from subroutine Flags: notes	Addressing Opcode impl 0x4C	JCC Jump on Carry clear Flags: notes	Addressing Opcode abs 0x11
JCS Jump on Carry set Flags: notes	Addressing Opcode abs 0x12	JNE Jump on result not Zero Flags: notes	Addressing Opcode abs 0x13
JEQ Jump on result equal to Zero Flags: notes	Addressing Opcode abs 0x14	JMI Jump on negative result Flags: notes	Addressing Opcode abs 0x15
JPL Jump on positive result Flags: notes	$\begin{array}{c c} \underline{\text{Addressing}} & \text{Opcode} \\ \hline \text{abs} & 0\text{x}16 \end{array}$	JHI Jump on result same or lower Flags: notes	Addressing Opcode abs 0x17
JLE Jump on result higher Flags: notes	Addressing Opcode abs 0x18	CCC Call on Carry clear Flags: notes	Addressing Opcode abs 0x22
CCS Call on Carry set Flags: notes	$\begin{array}{c c} \underline{\text{Addressing}} & \text{Opcode} \\ \hline \text{abs} & 0\text{x}23 \end{array}$	CNE Call on result not Zero Flags: notes	Addressing Opcode abs 0x24

CEQ	Add	ressing	Opcode
Call on result equal to Zero		abs	0x25
Flags:			
notes			

CMI			Addressing	Opcode
Call or	negative result		abs	0x26
Flags:				
	notes			

	CPL	Addressing	Opcode
Call or	n positive result	abs	0x27
Flags:			
	notes		

	CHI	Addressing	Opcode
Call or	result same or lower	abs	0x28
Flags:			
	notes		

	CLE	Addressing	Opcode
Call o	n result higher	abs	0x29
Flags:			
	notes		

	CLC	Ac	ddressing	Opcode
Clea	ar Carry flag		impl	0x05
Flags:	0			
	notes			

	STC	Addressing	Opcode
Set	t Carry flag	impl	0x06
Flags:	1		
	notes		

	CLI	Addressing	Opcode
Clear	Interupt flag	impl	0x07
Flags:	0		
	notes		

	STI		Addressing	Opcode
Set	Interupt flag	•	impl	0x08
Flags:	1			
	notes			

	NOP	Addressing	Opcode
No	o operation	impl	0x2C
Flags:			
	notes		

	HLT		Addressing	Opcode
Wai	t for interupt		impl	0x2D
Flags:				
	notes			

	SWI		Addressing	Opcode
Soft	Software interupt		impl	0x5C
Flags:	1			
	Pushes:			
Accum	ulators (A then			
	B)			
Sta	aus register			
Gen	eral purpose			
regist	ters (in order)			
	, ,			

	RTI	Addressing	Opcode
Return from software		impl	0x5D
	interupt		
Flags:			
	Pops:		
Gen	eral purpose		
regist	ters (in order)		
St	aus register		
Accum	ulators (B then		
	A)		

SBC A - CF - R A - - 0x32 0x42 0x52 - ADD A + R A - - 0x33 0x43 0x53 - B - - 0x33 0x43 0x53 - SUB A - R A - - 0x34 0x44 0x54 - SUB A - R A - - 0x34 0x44 0x54 - CMP A - R - - 0x64 0x74 0x84 - - CMP A - R - - 0x65 0x75 0x85 - - OR A R A - - 0x36 0x46 0x56 - B - - 0x36 0x46 0x56 - - AND A & R A - - 0x37 0x47 0x57 - B -	FLagsTTTTTTTTTTTTTTTTTT
ADC A + CF + R A 0x31 0x41 0x51	TTTTTTTTTTTTTTTTTTTT
B 0x61 0x71 0x81 SBC A - CF - R A 0x32 0x42 0x52	TTTTTTTTTTTTTTT
B 0x62 0x72 0x82 ADD A + R A 0x33 0x43 0x53 SUB A - R A 0x63 0x73 0x83 0x63 0x73 0x83 0x64 0x74 0x84 0x64 0x74 0x84 0x65 0x75 0x65	TTTTTTTTTTTT
B 0x62 0x72 0x82 ADD A + R A 0x33 0x43 0x53 SUB A - R A 0x63 0x73 0x83 0x63 0x73 0x83 0x64 0x74 0x84 0x64 0x74 0x84 0x65 0x75 0x65	TTTTTTTTTTTT
ADD A + R A 0x33 0x43 0x53 - SUB A - R A 0x63 0x73 0x83 Ox63 0x73 0x83 Ox63 0x73 0x83 Ox63 0x73 0x83 Ox64 0x74 0x84 Ox64 0x74 0x84 Ox65 0x75 0x85 OX65 0x75 0x85 OX65 0x75 0x85 OX65 0x75 0x85 OX66 0x76 0x66 0x66 - OX66 0x76 0x76 0x86 OX66 0x76 0x76 0x86 OX67 0x77 0x87 - OX67 0x77 0x87 - OX67 0x77 0x87 - OX67 0x77 0x87 - OX67 0x77 0x87 - OX67 0x77 0x87 - OX67 0x77 0x87 - OX67 0x77 0x87 - OX67 0x77 0x87 - OX68 0x78 0x88 - OX67 0x77 0x87 - OX68 0x78 0x88 - OX67 0x77 0x87 - OX68 0x78 0x88 - OX67 0x77 0x87 - OX68 0x78 0x88 - OX67 0x77 0x87 - OX68 0x78 0x88 - OX68 0x78 0x88 - OX68 0x78 0x88 - OX68 0x78 0x89 - OX68 0x78 0x89 - OX68 0x78 0x89 - OX68 0x79 0x79 0x89 - OX68 0x79 0x79 0x79 0x79 0x79 0x79 0x79 0x79	TTTTTTTTTTTT
B 0x63 0x73 0x83 SUB A - R A 0x34 0x44 0x54 0x64 0x74 0x84 0x64 0x74 0x84 0x64 0x74 0x84 0x65 0x75 0x85 0x65 0x75 0x85 0x66 0x76 0x86 0x66 0x76 0x86 0x66 0x76 0x86 0x66 0x76 0x87 0x67 0x77 0x87 0x67 0x77 0x87 0x68 0x48 0x58 0x68 0x78 0x88 0x69 0x79 0x89 0x68 0x79 0x89	TTTTTTT-
B 0x64 0x74 0x84 Ox97 0x45 0x55 Ox97 0x45 0x55 Ox97 0x45 0x55 Ox97 0x45 0x55 Ox97 0x45 0x55 Ox97 0x45 0x55 Ox97 0x45 0x56 - Ox97 0x46 0x56 - Ox97 0x47 0x57 - Ox97 0x49 0x59 0x59 - Ox97 0x49 0x59 0x59 0x59 0x59 0x59 0x59 0x59 0x5	TTT
CMP A - R - - - 0x35 0x45 0x55 - OR A R A - - 0x36 0x46 0x56 - B - - 0x36 0x46 0x56 - AND A & R A - - 0x37 0x47 0x57 - B - - 0x67 0x77 0x87 - - XOR A (+) R A - - 0x38 0x48 0x58 - BIT A & R - - 0x39 0x49 0x59 - INCA A + 1 A 0xD0 - - - - - - INCB B + 1 B - 0xE0 - - - - - - - - - - - - - - - - - - -	TTT
0x65 0x75 0x85 OR A R A 0x36 0x46 0x56 - B 0x66 0x76 0x86 AND A & R A 0x37 0x47 0x57 - B 0x67 0x77 0x87 XOR A (+) R A 0x38 0x48 0x58 - BIT A & R 0x38 0x48 0x58 - BIT A & R 0x39 0x49 0x59 - INCA A + 1 A 0xD0 0x69 0x79 0x89 INCB B + 1 B - 0xE0	T T -
OR A R A - - 0x36 0x46 0x56 - B - - - 0x66 0x76 0x86 - - AND A & R A - - 0x37 0x47 0x57 - B - - 0x67 0x77 0x87 - - XOR A (+) R A - - 0x38 0x48 0x58 - BIT A & R - - 0x39 0x49 0x59 - INCA A + 1 A 0xD0 - - - - - - INCB B + 1 B - 0xE0 - <td> T T -</td>	T T -
B 0x66 0x76 0x86 AND A & R A 0x37 0x47 0x57 - B 0x67 0x77 0x87 XOR A (+) R A 0x38 0x48 0x58 - B 0x68 0x78 0x88 BIT A & R 0x39 0x49 0x59 - INCA A + 1 A 0xD0 0x69 0x79 0x89 INCB B + 1 B - 0xE0	T T -
AND A & R A 0x37 0x47 0x57 - B 0x67 0x77 0x87 XOR A (+) R A 0x38 0x48 0x58 - B 0x68 0x78 0x88 BIT A & R 0x69 0x79 0x89 INCA A + 1 A 0xD0 INCB B + 1 B - 0xE0	T T -
B 0x67 0x77 0x87	
XOR A (+) R A - - - 0x38 0x48 0x58 - BIT A & R - - - 0x68 0x78 0x88 - - BIT A & R - - - 0x39 0x49 0x59 - - - - 0x69 0x79 0x89 - - INCA A + 1 A 0xD0 - - - - - - INCB B + 1 B - 0xE0 - - - - - -	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	T T -
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	T T -
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
INCB B + 1 B - 0xE0	T T -
	T T -
PROL 1 1 1 2 PI	T T -
DECA A-1 A 0xD1	T T -
DECB B-1 B - 0xE1	T T -
RRCA fig 7 A 0xD2	T T T
RRCB fig 7 B - 0xE2	T T T
RLCA fig 6 A 0xD3	T T T
RLCB fig 6 B - 0xE3	T T T
	T T T
SALB fig 1 B - 0xE4	T T T
	T T T
	T T T
LSRA fig 3 A 0xD6	T T T
LSRB fig 3 B - 0xE6	T T T
COMA A \sim A 0xD7	T T T
COMB B \sim B - $0xE7$	T T T
	T T -
	T T -
	T T -
	T T -
MOVE A A 0x6B 0x7B - 0x8B 0x9B 0xAB -	
B 0x6C 0x7C - 0x8C 0x9C 0xAC -	
L 0x6D 0x7D - 0x8D 0x9D 0xAD -	
H 0x6E 0x7E - 0x8E 0x9E 0xAE -	
M 0x6F 0x7F - 0x8F 0x9F - -	
PUSH A -* 0xBE 0xCE 0xDE 0xEE 0xFE	
POP +* A 0xBF	
B 0xCF	
FL 0xDF	
L 0xEF	
ADCP R + A A 0xF7	T T T
	T T T
XCHG R A 0xF9	

op	details	Dest	#	impl	abs	$_{\rm abs,X}$	abs, Y	(ind)	(ind,X)	rel	FLags
LDAA	M	A	0x0A	-	0x1A	0x2A	0x3A	0x4A	0x5A	-	
LDAB	M	В	0x0B	_	0x1B	0x2B	0x3B	0x4B	0x5B	-	
STORA	A	M	-	-	0xBA	0xCA	0xDA	0xEA	0xFA	_	
STORB	В	M	-	-	0xBB	0xCB	0xDB	0xEB	0xFB	-	
SBIA	A - CF - M	A	0x93	-	-	-	-	-	-	-	T T T
SBIB	B - CF - B	В	0x94	-	-	-	-	-	-	-	T T T
CPIA	A - M		0x95						-		T T T
											·
CPIB	В - В		0x96	-	-	-	-	-	-	-	T T T
ORIA	A M	A	0x97	-	-	-	-	-	-	-	TT-
ORIB	ВВ	В	0x98	_	-	-	-	-	-	-	T T -
INC	$\frac{D}{M+1}$	M	-		0xA0	0xB0	0xC0	_		_	T T -
DEC	M - 1	M	-	-	0xA1	0xB1	0xC1	-	-	-	TT-
RRC	fig 7	M	-	-	0xA2	0xB2	0xC2	-	-	-	T T T
RLC	fig 6	M	_	-	0xA3	0xB3	0xC3	-	_	_	T T T
SAL					0xA4	0xB4	0xC4				TTT
	fig 1	M	-	-				-		-	
SAR	$_{ m fijg}$ 2	M	-	-	0xA5	0xB5	0xC5	-	-	-	T T T
LSR	fig 3	M	-	-	0xA6	0xB6	0xC6	-	-	-	T T T
COM	M ~	M	-	-	0xA7	0xB7	0xC7	-	-	-	T T T
ROL	fig 5	M	-	-	0xA8	0xB8	0xC8	-	-	-	T T -
RR	fig 4	M	-	-	0xA9	0xB9	0xC9	-	-	-	T T -
LDX	M	X	0x0E	-	0x1E	0x2E	0x3E	0x4E	0x5E	-	
STOX	X	M	-	-	0xBC	0xCC	0xDC	0xEC	0xFC		
DECX	X - 1	X	-	0x01	-	-	-	-	-	-	T
INCX	X + 1	X	-	0x02	-	-	-	-	-	-	T
LDY	M	Y	0x0F	-	0x1F	0x2F	0x3F	0x4F	0x5F	-	
STOY	Y	M	-		0xBD	0xCD			0xFD	_	
				- 0 F0			0xDD	0xED			
CAY	A	Y	-	0xF0	-	-	-	-	-	-	T-
MYA	Y	A	-	0xF1	-	-	-	-	-	-	
DEY	Y - 1	Y	-	0x03	-	_	_	_	_		T
INCY		Y			-		_	_	_		T
	Y + 1		-	0x04						-	
LODS	M	$_{ m SP}$	0x20	-	0x30	0x40	0x50	0x60	0x70	-	
STOS	SP	M	-	-	0x6A	0x7A	0x8A	0x9A	0xAA	-	
CSA	FL	A	-	0xF2	-	-	-	-	-	-	
	111										
LX		L	0x0D	-	-	-	-	-	-	-	
$_{ m JMP}$			-	-	0x10	-	-	-	-	-	
ABA	A + B	A	-	0xF3	-	-	-	-	-	-	T T T
SBA	A - B	A	-	0xF4	-			-	-		T T T
AAB	B + A	В	-	0xF5	-	-	-	-	-	-	T T T
SAB	B - A	В	-	0xF6	-	-	-	-	-	-	T T T
MVI	M	L	0x1C	-	-	-	-	-	-	-	
		Н	0x1D			_	_				
TOD		11									
JSR			-	-	0x21	-	-	-	-	-	
RET			-	0x4C	-	-	-	-	-	-	
JCC	CF = 0		-	-	0x11	-	-	-	-		
JCS	CF = 0		_	-	0x11	_	_	_		_	
JNE	ZF = 0		-	-	0x13	-	-	-	-	-	
JEQ	ZF = 1		-	-	0x14	-	-	-	-	-	
JMI	NF = 1		-	-	0x15	-	-	-	-	-	
JPL	NF = 0		_		0x16					-	
JHI	$CF \mid ZF = 1$		-	-	0x17	-	-	-	-	-	
JLE	$CF \mid ZF = 0$		-	-	0x18	-	-	-	-	-	
CCC	CF = 0		-	-	0x22	-	-	-	-	-	
CCS	CF = 1		_	-	0x23		-		-		
CNE	ZF = 0		-	-	0x24	-	-	-	-	-	
CEQ	ZF = 1		-	-	0x25	-	-	-	-	-	
CMI	NF = 1		-	_	0x26	-	-	-	-	-	
CPL	NF = 0		_	-	0x27		_	-	_	_	
CHI	$CF \mid ZF = 1$		-	-	0x28	-	-	-	-	-	
CLE	$CF \mid ZF = 0$		-	-	0x29	-	-	-	-	-	
CLC	CF = 0		-	0x05	-	-	-	-	-	-	0
STC	CF = 1		-	0x06	-	-	-	-	-	-	1
CLI	IF = 0		-	0x07	-	-	-	-	-	-	0
STI	IF = 1		-	0x08	-	-	-	-	-	-	1
NOP			-	0x2C	-	-	-	-	-	-	
HLT			-	0x2D	-	-	-	-	-	-	
SWI	-		-	0x5C	-	-	-	-	-	-	1
RTI	-		-	0x5D	-	-	-	-	-	-	

Key							
A/B - Accumulator	SP - StackPointer						
FL - Status Register	M - Memory						
- Inclusive or	(+) - Exclusive or						
& - logical and	\sim - Negation						
-* - Push to stack and decrement stack pointer	+* - Increment stack pointer and pop from stack						
R - General Register	X - Index Register						
CF - Carry FLag	ZF - Zero FLag						
NF - Negative FLag	IF - Zero FLag						
FIGURE 1:	FIGURE 2:						
$C \leftarrow \boxed{7} \qquad 0 \leftarrow 0$	$N \rightarrow \boxed{7}$ $0 \rightarrow C$						
FIGURE 3:							
$0 \to \boxed{7} 0 \to C$							
FIGURE 4:	FIGURE 5						
7 0	7 0						
FIGURE 6:	FIGURE 7						
c 7 0	7 0 — c						