

Lab 10: Sequential System Design Using ASM Charts

Ethan Cook, ELEC 4200 - section 001

April 9th, 2024

1 Introduction

The purpose of this lab is for students to design sequential systems using Algorithmic State Machines (ASM) charts. ASM charts are used to create complex control units. After completing this lab, students should have an in-depth experience creating complex control units. All code in this report is written with Verilog and implemented with Vivado 2018.1 and a Nexys A7 board.

2 Task 1

The goal for the first task is to design a 3-bit by 3-bit binary multiplier. The multiplier will be made up of three parts: the data processor, the control unit, and the overlying module. The data processor contains a 3-bit accumulator, a 3-bit multiplier register, a 3-bit adder, a counter, and a 3-bit shifter. The control unit contains a least significant bit (LSB), a start signal, a cnt_done signal, and a clk as input. It generates start, shift, add, and done flags. Before developing the model, students should create an ASM chart for the control unit. The chart is found in Figure 1. The code and simulation results, after running the code through a test bench, is shown in Figures 2 and 3, respectively.




Figure 1: 3-Bit by 3-Bit Binary Multiplier Control Unit ASM Chart

```

7 module multiplier_3x3(
8     input clk, input start, input [2:0] multiplicand, input [2:0] multiplier,
9     output done, output [5:0] product);
10 wire start_f, add_f, shift_f, lsb, cnt_done;
11 dp_multiplier_3x3 dp (clk, start_f, add_f, shift_f, multiplicand, multiplier, lsb, cnt_done, product);
12 cu_multiplier_3x3 cu (clk, start, lsb, cnt_done, start_f, add_f, shift_f, done);
13 endmodule
14
15 module dp_multiplier_3x3(
16     input clk, input start_f, input add_f, input shift_f, input [2:0] multiplicand, input [2:0] multiplier,
17     output lsb, output cnt_done, output [5:0] P);
18
19 reg [2:0] acc;
20 reg [2:0] mult_reg;
21 reg [1:0] counter;
22 reg carry;
23
24 assign lsb = mult_reg[0];
25 assign cnt_done = (counter == 2'b11);
26 assign P = {acc, mult_reg};
27
28 always @ (posedge clk) begin
29     if (start_f) begin mult_reg <= multiplier; acc <= 0; counter <= 0; end
30     if (add_f) begin {carry, acc} <= acc + multiplicand; end
31     if (shift_f) begin counter <= counter + 1; mult_reg <= {acc[0], mult_reg[2:1]}; acc <= {carry, acc[2:1]}; end
32 end
33
34 endmodule
35
36 module cu_multiplier_3x3(
37     input clk, input start, input lsb, input cnt_done,
38     output reg start_f, output reg add_f, output reg shift_f, output reg done_f);
39 reg [1:0] state, next_state;
40 parameter s_idle = 2'b00, s_load = 2'b01, s_add = 2'b10, s_shift = 2'b11;
41
42 always @ (posedge clk)
43     state <= next_state;
44
45 always @ (state or start or lsb or cnt_done) begin
46     next_state = s_idle;
47     start_f = 0; shift_f = 0; add_f = 0;
48     case (state)
49     s_idle: if (start) begin next_state = s_load; start_f = 1; done_f = 0; end
50     s_load: if (cnt_done) begin next_state = s_idle; done_f = 1; end
51     s_add: if (lsb) begin next_state = s_add; add_f = 1; end
52     s_shift: if (cnt_done) begin next_state = s_shift; shift_f = 1; end
53     s_shift: if (lsb) begin next_state = s_add; add_f = 1; end
54     default: next_state = s_idle;
55     endcase
56 end
57
58 endmodule
59 end

```

Figure 2: 3-Bit by 3-Bit Binary Multiplier Code




Figure 3: 3-Bit by 3-Bit Binary Multiplier Simulation Result

3 Task 2

The goal for task 2 is to implement the design in the first task onto the FPGA board. After assigning the inputs to switches and a button and assigning the outputs to LED's, the implementation should be verified. No figures are needed for this task.

4 Task 3

The goal for task 3 is to modify the design in task 2 to perform 4-bit by 4-bit binary multiplication. The 4-bit multiplicand and multipliers must be stored in 32x4 ROM. The input to the design will

be multiplicand and multiplier addresses using switches. The design should take in a 5 MHz clock. The right most three 7-segment displays should show the decimal result. The design should then be implemented and verified. The code for task 3 is shown in Figures 4, 5, and 6.

```

7 module multiplier_4x4_adv(
8     input clk_100MHz, input start, input [3:0] multiplicand_address, input [3:0] multiplier_address,
9     output done, output [6:0] seg, output [7:0] AN);
10
11 wire start_f, add_f, shift_f, lsb, cnt_done;
12 wire [7:0] product;
13 reg [3:0] INPUT [31:0];
14 wire [3:0] multiplicand, multiplier;
15 wire [11:0] product_bcd;
16
17 assign multiplicand = INPUT[{1'b0, multiplicand_address}];
18 assign multiplier = INPUT[{1'b1, multiplier_address}];
19
20 wire clk_5MHz, locked;
21
22 clk_wiz_0 instance_name (.clk_5MHz(clk_5MHz), .locked(locked), .clk_100MHz(clk_100MHz));
23
24 dp_multiplier_4x4 dp (clk_5MHz, start_f, add_f, shift_f, multiplicand, multiplier, lsb, cnt_done, product);
25 cu_multiplier_4x4 cu (clk_5MHz, start, lsb, cnt_done, start_f, add_f, shift_f, done);
26
27 bcd_converter con (product, product_bcd);
28
29 wire [6:0] seg0, seg1, seg2;
30
31 bcd_to_seg(product_bcd[3:0], 1'b0, seg0);
32 bcd_to_seg(product_bcd[7:4], ~|product_bcd[11:4], seg1);
33 bcd_to_seg(product_bcd[11:8], ~|product_bcd[11:8], seg2);
34
35 wire [1:0] dig_sel;
36 reg [13:0] refresh_count;
37
38 always @ (posedge clk_5MHz)
39     refresh_count <= refresh_count + 1;
40
41 assign dig_sel = refresh_count[13:12];
42
43 seg_display(seg0, seg1, seg2, dig_sel, AN, seg);
44
45 initial $readmemb ("ROM_data.mem", INPUT, 0, 31);
46
47 endmodule
48
49 module seg_display(input [6:0] seg0, input [6:0] seg1, input [6:0] seg2, input [1:0] seg_sel, output reg [7:0] AN, output reg [6:0] seg);
50
51 always @ (*) begin
52     seg = seg0;
53     AN = 8'b11111111;
54     if (seg_sel == 2'b00) begin
55         seg = seg0;
56         AN = 8'b11111110;
57     end else if (seg_sel == 2'b01) begin
58         seg = seg1;
59     end
60 end

```

Figure 4: 4-Bit by 4-Bit Binary Multiplier Code, Decimal Output Part 1

```

60 :       AN = 8'b1111101;
61 :     end else if (seg_sel == 2'b10) begin
62 :       seg = seg2;
63 :       AN = 8'b11111011;
64 :     end else begin
65 :       seg = 7'b1111111;
66 :       AN = 8'b11110111;
67 :     end
68 : end
69 :
70 : endmodule
71 :
72 : module bcd_to_seg(input [3:0] bcd, input hide, output reg [6:0] seg);
73 :
74 :   always @ (bcd) begin
75 :     seg = 7'b1111111;
76 :     if (hide) seg = 7'b1111111;
77 :     else begin
78 :       case (bcd)
79 :         0: seg = 7'b0000001;
80 :         1: seg = 7'b1001111;
81 :         2: seg = 7'b0010010;
82 :         3: seg = 7'b0000110;
83 :         4: seg = 7'b1001100;
84 :         5: seg = 7'b0100100;
85 :         6: seg = 7'b0100000;
86 :         7: seg = 7'b0001111;
87 :         8: seg = 7'b0000000;
88 :         9: seg = 7'b0000100;
89 :         default: seg=7'b1111111;
90 :       endcase
91 :     end
92 :   end
93 : endmodule
94 :
95 : module bcd_converter (input [7:0] num, output [11:0] bcd_out);
96 :
97 :   assign bcd_out[3:0] = num % 10;
98 :   assign bcd_out[7:4] = num/10 % 10;
99 :   assign bcd_out[11:8] = num/100;
100 :
101 : endmodule
102 :
103 : module dp_multiplier_4x4(
104 :   input clk, input start_f, input add_f, input shift_f, input [3:0] multiplicand, input [3:0] multiplier,
105 :   output lsb, output cnt_done, output [7:0] P);
106 :
107 :   reg [3:0] acc;
108 :   reg [3:0] mult_reg;
109 :   reg [2:0] counter;

```

Figure 5: 4-Bit by 4-Bit Binary Multiplier Code, Decimal Output Part 2

```

111 :   reg carry;
112 :
113 :   assign lsb = mult_reg[0];
114 :   assign cnt_done = (counter == 3'b100);
115 :   assign P = {acc, mult_reg};
116 :
117 :   always @ (posedge clk) begin
118 :     if (start_f) begin mult_reg <= multiplier; acc <= 0; counter <= 0; carry <= 0; end
119 :     if (add_f) begin {carry, acc} <= acc + multiplicand; end
120 :     if (shift_f) begin counter <= counter + 1; mult_reg <= {acc[0], mult_reg[3:1]}; acc <= {carry, acc[3:1]}; carry <= 0; end
121 :   end
122 :
123 : endmodule
124 :
125 : module cu_multiplier_4x4(
126 :   input clk, input start, input lsb, input cnt_done,
127 :   output reg start_f, output reg add_f, output reg shift_f, output reg done_f);
128 :
129 :   reg [1:0] state, next_state;
130 :   parameter s_idle = 2'b00, s_load = 2'b01, s_add = 2'b10, s_shift = 2'b11;
131 :
132 :   always @ (posedge clk)
133 :     state <= next_state;
134 :
135 :   always @ (state or start or lsb or cnt_done) begin
136 :     next_state = s_idle;
137 :     start_f = 0; shift_f = 0; add_f = 0;
138 :     case (state)
139 :       s_idle: if (start) begin next_state = s_load; start_f = 1; done_f = 0; end
140 :       s_load: if (cnt_done) begin next_state = s_idle; done_f = 1; end
141 :       s_load: else if (lsb) begin next_state = s_add; add_f = 1; end
142 :       s_add: else begin next_state = s_shift; shift_f = 1; end
143 :       s_add: begin next_state = s_shift; shift_f = 1; end
144 :       s_shift: if (cnt_done) begin next_state = s_idle; done_f = 1; end
145 :       s_shift: else if (lsb) begin next_state = s_add; add_f = 1; end
146 :       s_shift: else begin next_state = s_shift; shift_f = 1; end
147 :       default: next_state = s_idle;
148 :     endcase
149 :   end
150 : end
151 :
152 : endmodule

```

Figure 6: 4-Bit by 4-Bit Binary Multiplier Code, Decimal Output Part 3

5 Conclusion

Overall, this was an exceptional lab to master designing control units with ASM charts. I ran into no issue. I thoroughly enjoyed this lab and do not have any suggestions on how to improve it.