

## VISHAY SEMICONDUCTORS

www.vishay.com

## **Optocouplers**

**Application Note 04** 

# Optical Isolator for I<sup>2</sup>C Bus System

By Dimitrij Martins and Achim M. Kruck

### INTRODUCTION

The I<sup>2</sup>C bus, also known as inter-IC bus, is a bidirectional, two-wire, multi-user bus, as shown in Fig. 1. It was developed by Philips Semiconductors <sup>(1)</sup> to connect micro controllers, EEPROMs, A/D and D/A converters, I/O interfaces, and other peripherals. The I<sup>2</sup>C bus consists of two lines: a serial data line (SDA) and a serial clock line (SCL). This serial bus has a data transfer rate of up to 100 kBit/s in the standard mode, up to 400 kBit/s in the fast mode, and up to 1 MBit/s in the fast mode plus. The 3.4 MBit/s high speed mode and the 5 MBit/s ultra fast mode are not considered in this application note, because they require either current-source pull-up circuits or are uni-directional.




Fig. 1 - I<sup>2</sup>C Master / Slave Connection

A data transmission begins with a START (S) condition, a 7-bit slave address with the read / write designator (R/W), an acknowledge (ACK) bit, 8-bit data following the acknowledge (ACK) bit, and a STOP (P) condition, as shown in Fig. 2.




Fig. 2 - I<sup>2</sup>C Protocol

## **OPTICAL ISOLATION**

For optical isolation between master and slave, an optocoupler is the perfect solution. Due to galvanic isolation, an optocoupler helps to break up ground loops

and reduces the electrical noise due to optical light transmission across an isolation barrier.

It can restore the logic level and can be used for signal level transforming between different voltage level domains, e.g. from 5 V to 3.3 V or 24 V.

One channel is required for the serial clock line (SCL) and two channels for the serial data line (SDA) to transmit the data from master to slave and back.

### **DESIGN CONSIDERATIONS**

The I<sup>2</sup>C bus is an active low data bus using open-collector (open-drain) outputs on master and slave.

When the serial data line (SDA) is pulled down to the logic "L" stage, a voltage divider is formed by the pull-up resistor (R<sub>P</sub>), Schottky diode (D), and the internal phototransistor C-E junction. The output voltage (V<sub>O</sub>) is the sum of the Schottky diode voltage drop (V<sub>D</sub>) and the voltage drop of the phototransistor output (V<sub>OL</sub>), as shown in Fig. 3.




Fig. 3 - Voltage Divider

In the case of the bidirectional serial clock line (SCL), the diode D is not required. In this case, the voltage drop ( $V_D$ ) will be set to 0. For the logic "H" stage, pull-up resistors ( $R_P$ , shown in Fig. 1) are required and can be calculated with the equation below:

$$R_{p} = \frac{V_{CC} - V_{OL} - V_{D}}{I_{OL}} \tag{1}$$

#### Note

(1) Reference to UM10204 I<sup>2</sup>C bus specification and user manual (now NXP Semiconductors): www.nxp.com/documents/user\_manual/UM10204.pdf

Document Number: 84901 III

0

## Optical Isolator for I<sup>2</sup>C Bus System

#### **EXAMPLE CIRCUIT**




Fig. 4 - Example Schematic for Optical I<sup>2</sup>C Isolator

Fig. 4 depicts an exemplary optical  $I^2C$  isolator circuit. Vishay's 10 MBd high speed optocouplers are used: a single channel VO0611  $^{(1)}$  for OC<sub>1</sub> (SDA (backward)) and a dual channel VO0661  $^{(1)}$  for OC<sub>2</sub> (SDA/SCL (forward)). Both are available in SOIC-8 and DIP-8 packages, named as VO2611  $^{(2)}$  and VO4661  $^{(2)}$ .

By assuming that SDA/IN/OUT ( $X_2$ ), SDA/OUT/IN ( $X_4$ ), and SCL/IN ( $X_2$ ) are at the logic "L" stage (saturation voltage drop of connected devices at  $X_2$  and  $X_4$  is neglected), the resistors  $R_1$ ,  $R_2$ , and  $R_3$  set the forward current ( $I_F$ ) through the emitter LEDs of the optocoupler ( $OC_1$ ,  $OC_2$ ) inputs and can be calculated with the equations 2 and 3:

$$R_1 = R_2 = \frac{V_{CC1} - V_F}{I_F}$$
 (2)

$$R_3 = \frac{V_{CC2} - V_F}{I_F} \tag{3}$$




Fig. 5 - VO0611 Datasheet - V<sub>F</sub> vs. I<sub>F</sub>

According to the datasheet figure "Forward Voltage vs. Forward Current"  $^{(1)}$ , a voltage drop  $(V_F)$  of 1.35 V is caused by a forward current  $(I_F)$  of 10 mA through the input LED, as shown in Fig. 5.

#### Notes

(1) www.vishay.com/ppg?84607

(2) www.vishay.com/ppg?84732

PP

ATION

Z O

## Optical Isolator for I<sup>2</sup>C Bus System

By using 5 V as the supply voltage ( $V_{CC1}$ ,  $V_{CC2}$ ), values for  $R_1$ ,  $R_2$ , and  $R_3$  can be calculated using the equations 2 and 3:

$$R_1 = R_2 = \frac{5 \text{ V} - 1.35 \text{ V}}{10 \text{ mA}} = 365 \Omega^{(1)}$$
 (4)

$$R_3 = \frac{5 \text{ V} - 1.35 \text{ V}}{10 \text{ mA}} = 365 \Omega^{(1)}$$
 (5)

The capacitors  $C_1$  and  $C_2$  stabilize the power supply, and should be placed as close as possible to the optocouplers  $OC_1$  and  $OC_2$ .

#### **WORKING PRINCIPLE**

SCL forward clock transmission:

When SCL/IN  $(X_2)$  is at the logic "H" stage, no forward current  $(I_F)$  is flowing through the emitter LED (A2/C2) and the optocoupler  $OC_2$  output  $V_{O2}$  is also at the logic "H" stage.

When SCL/IN ( $X_2$ ) is at the logic "L" stage, forward current ( $I_F$ ) is flowing through the emitter LED (A2/C2) and the optocoupler OC<sub>2</sub> output  $V_{O2}$  is also at the logic "L" stage.

SDA forward data transmission:

When SDA/IN/OUT  $(X_2)$  is at the logic "H" stage, no forward current  $(I_F)$  is flowing through the emitter LED (A1/C1) and the optocoupler  $OC_2$  output  $V_{O1}$  is also at the logic "H" stage.

When SDA/IN/OUT  $(X_2)$  is at the logic "L" stage, forward current  $(I_F)$  is flowing through the emitter LED (A1/C1). The optocoupler  $OC_2$ , output  $V_{O1}$ , and the anode A of the optocoupler  $OC_1$  are at the logic "L" stage, so the emitter LED (A/C) is in reverse mode and bypassed by the diode  $D_1$ . Therefore, the emitter LED (A/C) is off and backward data transmission is blocked.

SDA backward data transmission:

When SDA/OUT/IN  $(X_4)$  is at the logic "H" stage, no forward current  $(I_F)$  is flowing through the emitter LED (A/C) and the optocoupler  $OC_1$  output  $V_O$  is also at the logic "H" stage.

When SDA/OUT/IN  $(X_4)$  is at the logic "L" stage, forward current  $(I_F)$  is flowing through the emitter LED (A/C). The optocoupler  $OC_1$ , output  $V_O$ , and the anode A1 are at the logic "L" stage, so the emitter LED (A1/C1) is in reverse mode and bypassed by the diode  $D_2$ . Therefore the emitter LED (A1/C1) is off and forward data transmission is blocked.

## **RECOMMENDED BILL OF MATERIAL**

TABLE 1 - OPTICAL I <sup>2</sup> C ISOLATOR	
IDENTIFIER	COMMENT
X <sub>1</sub>	Pin header, 2 circuits
X <sub>2</sub>	Pin header, 2 circuits
X <sub>3</sub>	Pin header, 2 circuits
X <sub>4</sub>	Pin header, 2 circuits
R <sub>1</sub>	365 $\Omega$ resistance
R <sub>2</sub>	365 $\Omega$ resistance
R <sub>3</sub>	365 $\Omega$ resistance
R <sub>P1</sub>	1.5 kΩ resistance
R <sub>P2</sub>	2.2 kΩ resistance
R <sub>P3</sub>	1.5 kΩ resistance
R <sub>P4</sub>	2.2 kΩ resistance
C <sub>1</sub>	100 nF capacitance
C <sub>2</sub>	100 nF capacitance
D <sub>1</sub>	Low voltage drop Schottky diode
D <sub>2</sub>	Low voltage drop Schottky diode
OC <sub>1</sub>	10 MBd (single) high speed optocoupler VO0611
OC <sub>2</sub>	10 MBd (dual) high speed optocoupler VO0661

## CONCLUSION

It can be seen that by using the Vishay 10 MBd high speed optocoupler series it is easily possible to galvanically isolate I<sup>2</sup>C bus systems. Ground loops and electrical noise can be eliminated due to long term proven and robust optical isolation technology.

By choosing Vishay's small and compact SOIC-8 package board space can be saved. The availability of a dual channel high speed optocoupler in one package provides additional board space savings.

## Note

Revision: 15-May-2018

(1) The closest value to a norm series can be chosen

PLICATION NO