

CSA - Computer System Architecture Notes

INDEX

Youtube

by Coalboymanu

Name:

Std.:


Se

Ran No

S.No.	Date	Title	Pg. No.	Remark
1.		Basic of Computer	1-3	
2.		Digital logic Circuits	4-27	
		• Gates	5-6	
		• Boolean algebra	7-9	
		• Map Simplification	9-13	
		- K-map	11-13	
		• SOP and POS	10, 14-19	
		• Don't care Condition	14	
		• Combinational Circuits	20-23	
		- Half Adder	21	
		- Full Adder	22	
		• Sequential Circuits	24-27	
		- Flip-flop	25	
		o SR, JK, D, T	25-27	
3.		Digital Components	28-36	
		• Decoders	29-32	
		• Multiplexers (MUX)	33-36	
		• Memory	36	
4.		Data Representation	37-56	

chapter - 0

Basic of computer



RAM - Random access memory


CPU - Central processing unit

IOP - Input - Output processor

Basic functions that a computer can perform

- ① Data Processing - wide variety of forms
- ② Data storage - temporary, permanent
- ③ Data Movement - it self, outside world [read/write]
- ④ Control -

The Top level structure of a computer



I/O - Input and Output , Move data between The computer (internal environment) and external environment.

~~System~~ System Bus - Communication pathway used to transfer data b/w various components of a computer system.

Types of Buses

1. System Bus - high speed Bus it transfers the date b/w CPU \leftrightarrow RAM
2. Address Bus - Contains the physical address of a memory or O/I
3. Data Bus - Carrying data b/w CPU, memory and other peripheral devices!

4. Control Bus - Carries control signals that coordinate various operation within the computer system like - read and write signals, interrupt signals and clock signals.
5. Peripheral Bus - Connect peripheral devices like hard devices, graphics cards and network cards to the motherboard.
6. Communication Bus - All networking and telecommunication connection like the Ethernet bus are used to transfer data b/w device in a network.

chapter - 4

Digital Logic Circuits

- Digital logic gates
- Flip flops and their characteristic table
- logic circuit simplification using
 - Boolean algebra
 - K-map karnaugh
- Don't care conditions
- Combinational circuits
- Introduction to sequential circuits

Logic Gates

- Signals - Binary information is represented in digital computers by physical quantities called signals.

signals contains just two voltage level or state, labelled in logic "0" and "1"


0 - low voltage (0)

1 - high voltage (+5)

Gates

- The manipulation & processing of binary information is done by logic circuits called gates.
- Gates are blocks of hardware that produces signals ~~regarding~~ of binary 1 or 0 when input logic requirements are satisfied.
- A variety of logic gates are commonly used in digital computer system !-
 - Each gate has a distinct graphic symbol
 - Operation can be expressed by means of algebraic expression.
- The input-output relation of binary variable for each gate can be represented in tabular form by a Truth table

Name Graphic Symbol Algebraic function Truth table




AND

$$x = A \cdot B$$

or

$$x = AB$$


A	B	x
0	0	0
0	1	0
1	0	0
1	1	1



OR

$$x = A + B$$


A	B	x
0	0	0
0	1	1
1	0	1
1	1	1



$$x = A'$$

A	x
0	1
1	0


Inverter - NOT



$$x = A$$

A	x
0	0
1	1


Buffer



NAND

$$x = (AB)'$$


A	B	x
0	0	1
0	1	1
1	0	1
1	1	0



NOR

$$x = (A + B)'$$

A	B	x
0	0	1
0	1	0
1	0	0
1	1	0




Exclusive-OR XOR

$$x = A \oplus B$$

$$x = A'B + AB'$$

A	B	x
0	0	0
0	1	1
1	0	1
1	1	0



Exclusive-NOR

$$x = (A \oplus B)'$$

$$x = (A'B + AB')'$$

A	B	x
0	0	1
0	1	0
1	0	0
1	1	1

Boolean algebra

Boolean expression is a mathematical expression that evaluate to either true (1) or false (0)

AND - Boolean product "·" & "

OR - Boolean sum "+"

NOT - Complement "¬" or "—"

expression


$$f = x + y'z$$

Boolean function

x	y	z	$y'z$	\oplus	x
0	0	1	1	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	1	1
1	0	1	1	1	1
1	1	0	0	1	1
1	1	1	0	1	1

Truth Table

first we complement the all
y values then and with
z



Logic Diagram

Basic identities of Boolean Algebra

- 1 $x + 0 = x$ 13) $x \cdot 0 = 0$
- 2 $x + 1 = 1$ 14) $x \cdot 1 = x$
- 3 $x + x = x$ 15) $x \cdot x = x$
- 4 $x + x' = 1$ 16) $x \cdot x' = 0$
- 5 $x + y = y + x$ 17) $xy = yx$
- 6 $x + (y + z) = (x + y) + z$
- 7 $x(y + z) = xy + xz$
- 8 $(x + y)' = x'y'$
- 9 $x + yx = (x + y)(x + z)$
- 10 $x(yz) = (xy)z$
- 11 $(xy)' = x'y'$
- 12 $(x')' = x$

DeMorgan's Law $\rightarrow (x + y)' = x'y'$
 $(xy)' = x'y'$

Q Simplify the following expressions using Boolean expression.

1 $A'B'C + AC$

2 $A'B + ABC' + ABC$

3 $(BC' + A'D)(AB' + CD')$

4 $A'B'C + AC$

$C(A'B + A)$

3 $(BC + \bar{A}D)(\bar{A}\bar{B} + C\bar{D})$

$= A\bar{B}(B\bar{C} + \bar{A}D) + C\bar{D}(B\bar{C} + \bar{A}D)$

$= A\bar{B}B\bar{C} + A\bar{B}\bar{A}D + C\bar{D}B\bar{C} + C\bar{D}\bar{A}D$

$= 0 + 0 + 0 + 0$

2 $A'B + ABC' + ABC = 0$

$= A'B + AB(C' + C)$

$= A'B + ABC'$

$= B(A' + A) = B$

Theorem of Boolean Algebra

commutative law $A + B = B + A$
 $AB = BA$

Associative law $A + (B + C) = (A + B) + C$
 $A(BC) = (AB)C$

Distributive law $A(B+C) = AB + AC$
 $A + BC = (A+B)(A+C)$

Map Simplification

We can simplify a boolean expression
using 2 methods

boolean Algebra K-map
 Karnaugh map

standard forms of boolean Expression

Two standard forms (function)

SOP - Sum-of-Product
 POS - Product-of-sum

These standardization make the boolean
expression much more systematic and easier.
Evaluation, simplification, implementation.

Difference B/w SOP and POS

SOP

POS

- When function $f = 1$
then we group

- Here, $A \bullet A' = 0$

- Ex- $AB + BC + AC$

- Boolean function

$$f(A, B, C) = \Sigma(0, 2, 4)$$

or

$$f(A, B, C) = \Sigma_m(0, 2, 4)$$

- When function $f = 0$
then we group

- Here, $A \bullet A' = 0$

- Ex- $(A+B)(B+C)(A+C)$

- Boolean function

$$f(A, B, C) = \prod(7, 6, 5, 3)$$

or

$$f(A, B, C) = \prod_m(7, 6, 5, 3)$$

- We make group of ONES (1)
- We make group of ZEROS (0)

- Term $00, 01 \rightarrow$
 \downarrow
 $\bar{A}\bar{B} + \bar{A}B$
 $(\bar{A}'B + A'B)$

- $AB + A\bar{B}$
 $(AB + AB')$

- We called it [Minterm]

- We called it [Maxterm]

K-map (Karnaugh-map)

Express f in sum of products form

Ex-

AB	F	when $f = Y$
00	0	
01	1	$0 \rightarrow \bar{A}$
10	1	include $1 \rightarrow A$
11	1	only 1

$$f = \bar{A}\bar{B} + \bar{A}\bar{B} + AB$$

$$f(A, B) = m_1 + m_2 + m_3$$

Standard or Canonical form

When all the variables of the function are included in the each term of an expression.

Ex- $f(A, B) = \Sigma(1, 2, 3)$

$$= \bar{A}\bar{B}, \bar{A}\bar{B}, AB$$

Minterm

Express f in product of sum

Ex-

A	B	F
0	0	0
0	1	1
1	0	0
1	1	1

When $f = 0$

$$\begin{array}{|c|c|} \hline 0 & \rightarrow A \\ \hline 1 & \rightarrow A \\ \hline \end{array}$$

include
only 0

$$f = (\overset{0}{A} + \overset{0}{B})(\overset{1}{\bar{A}} + \overset{0}{\bar{B}})$$

Maxterm

Q

How many terms for

$$3 \text{ variable } 2^3 = 8$$

$$4 \text{ variable } 2^4 = 16$$

;

QRepresent / Expand $f(A, B) = \bar{A} + \bar{B}$ in SOP and POS and find minterm and maxterms.

Create standard SOP

$$\bar{A} + \bar{B} = \bar{A}(B + \bar{B}) + \bar{B}(A + \bar{A})$$

B is missing $\rightarrow A$ is missing

$$\begin{cases} A + \bar{A} = 1 \\ \bar{A} \cdot 1 = \bar{A} \end{cases}$$

$$= \bar{A}B + (\bar{A}\bar{B}) + \bar{B}A + (\bar{B}A)$$

$$= \bar{A}B + \bar{A}B + \bar{B}A \quad \text{SOP}$$


$$= 01 + 00 + 10$$

$$= m_1 + m_2 + m_3$$

$$F(A, B) = \sum m(0, 1, 2) \\ = (\bar{A} + \bar{B})$$

R-maps for two, three, four variables functions

1. Two-variable R-map $2^2 = 4$ cells



2. Three-variable R-map $2^3 = 8$ cells

		BC	
		00	01
A		0	1
0		2	3
1		4	5

3. four-variable R-map

$$2^4 = 16 \text{ cells}$$

		CD	
		00	01
AB		00	1
00		2	3
01		4	5
10		6	7
11		8	9
		10	11
		12	13
		14	15
		16	17
		18	19
		20	21
		22	23

Questions

1. Minterm and Maxterm will be given in question

$$\Sigma m (4, 2, 3, 5, 7, 10)$$

$$\Pi M (4, 2, 3, 5)$$

2. Boolean expression will be given in question

$$f(A, B, C, D) = A\bar{B} + AB\bar{C} + C\bar{D}$$

Simplify boolean function using K-map

in SOP and POS form and implement with gates

$$f(A, B, C) = \Sigma m (0, 2, 3, 4, 5, 6)$$

Step 1 \Rightarrow Draw the map and fill with '1'

Step 2 \Rightarrow Grouping

Step 3 \Rightarrow Create Expression

Step 4 \Rightarrow Implement using Gates

Remember
 $\Sigma m \rightarrow$ minterm ①

② $\Pi M \rightarrow$ maxterm ②

$\Sigma m \rightarrow$ gate \Rightarrow AND then OR

$\Pi M \rightarrow$ gate \Rightarrow OR then AND

$$F(A, B, C) = \sum m(0, 3, 5, 6)$$

Step 4 =


A \ BC	00	01	10	11
0	1	2	3	4
1	5	6	7	8
2	9	10	11	12
3	13	14	15	16

• 3 groups

Why 4 4 not
10, because
we can not
change both
variables at
same time
if we put 10 here
 $0 \rightarrow 1, 1 \rightarrow 0$ \times

Step 2 = How to; grouping

1. Grouped cells must be adjacent cells
like



2. Each group should be as large as possible

3. Overlapping allowed

4. Try to create fewer no' of groups

minimum number of groups

5. Number of cells in a group must
 2^n of cells in each group


in this case $2^0 = 1, 2^1 = 2$
 $2^2 = 4, 2^3 = 8$

1, 2, 4, 8

group can not $6 \times 7 \times 3$ contains cells.


Step 3. How to create expression

Select only those variables who are ~~NOT~~ changing in a group




In this Group C is not changing so we

use 'C' to make expression But
C is 0 that's why $0 = \bar{C}$



first we include A because A have single value and B because it have ~~same~~ same values. $0 = \bar{B}$

$$\bar{C} + A\bar{B}$$




We include A and B, A have one value - B have same

Now we have completed expression

$$F = \bar{C} + A\bar{B} + \bar{A}B$$

Step 4 Implementing using gate.



Q Simplify the following boolean expression using K-map

$$f(x,y,z) = \sum (1, 2, 3, 6, 7)$$

$$f(x,y,z) = \sum (0, 1, 5, 7)$$

$$f(x,y,z) = \sum (3, 5, 6, 7)$$


$$f(x,y,z) = \sum (0, 2, 3, 4, 6)$$

$$\Rightarrow f(A,B,C,D) = \sum (0, 1, 2, 6, 8, 9, 10)$$

NAND Implementation


A **SOP** expression can be implemented with NAND gates

$$F = B'D' + B'C' + ACD$$



A **POS** expression can be implemented with NOR gates

$$F = (A' + B')(C' + D')(B' + D)$$



Don't-Care Condition

- The 1's and 0's in the map represent the minterm that make the function equal to 1 or 0.
- There are occasions when it does not matter if the function produces 0 or 1 for the given minterm. We don't care what the function's output is for this minterm.
- Marked with 'X' in the map.
- These don't care condition can be used for providing function simplification of the algebraic expression.
- If the don't care condition helps to minimize the number of groups. Use it.
- Using don't care condition help to minimize NO. of gates.

$$F(A, B, C) = \Sigma(0, 2, 6) \quad d(A, B, C) = \Sigma(1, 3, 5)$$

A B C	00	01	11	10
0	1	X	X	1
1	1	X	1	1

$$F = \bar{A} + AB\bar{C}$$

↓
Without Don't care condition

$$F = \bar{A}\bar{C} + B\bar{C}$$

Combinational Circuits

Digital logic circuits are basically categorized into 2 types


1. Combinational circuits
2. Sequential circuits

• Combinational

- No feedback Path
- Not a mediator
- NO Memory
- No take input from output to input

• Sequential

- There exists feedback paths from outputs to inputs
- gives a output that used for other's input.
- They have memory.



Block diagram

Inter connection of logic gates

A combinational circuit transforms binary information from the given input data to the required output data.


- Combinational Circuits are specifically designed for efficiently adding multiple numbers.

Half Adder

- A half adder is an arithmetic circuit that generates the sum of two binary digits.
- Circuit has two inputs and outputs.
- The Output variables produce the sum and carry.

s c

Truth Table



Block Diagram

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

The Boolean expression function for the two outputs (s, c) can be obtained directly from the truth table.

$$s = \bar{x}y + x\bar{y} = x \oplus y$$


$$c = xy$$

$\bar{x} \bar{y}$	0	1	$x \bar{y}$	0	1	$x \oplus y$	0	1
0	0	0	0	0	1	0	0	1
1	1	0	1	1	0	1	1	0

\oplus

R-mqp

Logic diagram




Full-Adder

Combinational circuit that perform

addition of 3 bits

$$\begin{array}{r} + 1 \\ \hline 11 \end{array}$$

It consist of Three input and two output



x	y	z	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Boolean expression

$x \setminus y \setminus z$	00	01	11	10	Sum
0	0	1	1	0	
1	1	0	0	1	

Truth table

$$[x \oplus y \oplus z] = \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xy\bar{z}$$


$x \setminus y \setminus z$	00	01	11	10	carry
0	0	1	1	0	
1	1	0	0	1	

$$= [xy + (x \oplus y)z]$$

x

$$xz + yz + xy$$

Logic Diagram




Sequential Circuits

A sequential circuit is an interconnection of flip-flop and gats.

Output depends not only on the present combinations of input signals but also on past sequence of past inputs.

The block diagram of a clocked synchronous sequential circuit




Flip - Flops

Flip - Flops are a fundamental building block of sequential logic circuits.

- Store the data
- Fundamental building block for creating memory elements.

- The behavior of flip-flops is closely tied to clock signals.


Commonly 4 types



1. SR Flip - flop

- S - set R - Reset
- if there is no signal at clock input C, the output of the circuit cannot change
- Only when clock signal changes from 0 to 1 can the output be affected according to the value in inputs S and R.
- The Indeterminate condition makes SR flip-flop difficult to manage. (Read naly)

3 inputs Graphic Symbol 2 outputs



$Q(t) \rightarrow$ Present state
 $Q(t+1) \rightarrow$ Next state

Characteristic Table

S	R	$Q(t+1)$
0	0	$Q(t)$ \rightarrow No change
0	1	0 \rightarrow Clear to 0
1	0	1 \rightarrow Set to 1
1	1	? \rightarrow Indeterminate [Unpredictable] [0 / 1]

2. JK Flip-flop


- It is refinement of the SR FF, the indeterminate condition of the SR type is defined in the JK type

equivalent to set	J	Q	Output	J	K	$Q(t+1)$
clock	\rightarrow C			0	0	$Q(t)$
equivalent to Reset	R			0	1	0
				1	0	1
				1	1	$Q'(t) \rightarrow$

- $Q(t+1) = Q'(t)$ when both J and K are equal to 1.
complement of $Q(t)$

3. D Flip-flop

- Data flip-flop
- With a signal data input .it transforms the input directly to the output.
- it **widely used** in registers, counters and other sequential logic circuit.




4. T Flip-flop {T-Toggle}

- The flip-flop is obtained from JK type when inputs J and K are connected to provide a single input designated by T.
- The T-ff therefore have only two condition when

$$T = 0 [J=K=0] \\ (\text{no change})$$

$$T = 1 [J=K=1] \\ (\text{complement})$$



chapter - 2

Digital Digital Components

- Decoders
- Encoders
- Multiplexers
- Binary Adder
- Binary Adder Subtractor
- Binary Incrementor
- Registers
- Registers
- Memory units

Digital components refer to the basic building blocks used to in the construction of digital circuits and systems.

Integrated Circuits

Digital circuits are constructed with Integrated circuits (ICs)

ICs - An ICs is small silicon semiconductor crystal, called chip containing the electronic components for logic (digital gates)

Decoders

Decoders are essential digital components that play a crucial role in converting code ~~outputs~~ inputs into a output (set of output)

They are often used in digital systems to select one specific output from multiple possibilities based on the input code applied.


The combinational circuits that change the binary information into 2^N Output lines

N - Number of Inputs

2^N - Number of Outputs

At a time, Only one input line is activated for simplicity.

The produced 2^N bit output code is equivalent to the binary information.




There are various types of Decoders

1. 2 to 4 Line decoder
2. 3 to 8 Line decoder
3. 4 to 16 Line decoder

4. 2 to 4 Line decoder

Block diagram



Enable	Inputs		Outputs					
	E	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀	
0	X	X		0	0	0	0	X
1	0	0		0	0	0	1	0
1	0	1		0	0	1	0	1
1	1	0		0	1	0	0	2
1	1	1		1	0	0	0	3

The logical expression of the term Y₀, Y₁, Y₂, Y₃


$$Y_0 = E \cdot \overline{A_0} \overline{A_1}$$

$$Y_1 = E \cdot \overline{A_0} A_1$$


$$Y_2 = E \cdot A_0 \overline{A_1}$$

$$Y_3 = E \cdot A_0 A_1$$

logic



Block Diagram



2. 3 to 8 Line Decoder

Truth-table

Logical expression

$$Y_7 = A_2 \cdot A_1 \cdot A_0 \cdot E$$

$$Y_8 = A_2 \cdot A_1 \cdot \bar{A}_0 \cdot E$$

$$Y_5 = A_2 \cdot \bar{A}_1 \cdot A_0 \cdot E$$


$$Y_4 = A_2 \cdot \bar{A}_1 \cdot \bar{A}_0 \cdot E$$

$$Y_3 = \bar{A}_2 \cdot A_1 \cdot A_0 \cdot E$$

$$Y_2 = \bar{A}_2 \cdot A_1 \cdot \bar{A}_0 \cdot E$$

$$Y_1 = \bar{A}_2 \cdot \bar{A}_1 \cdot A_0 \cdot E$$

$$Y_0 = \bar{A}_2 \cdot \bar{A}_1 \cdot \bar{A}_0 \cdot E$$



Multiplexers (MUX)

A multiplexer is a combinational circuit that receive binary information from 1 to 2^n input lines data lines and directs it to a single output line.

The selection of a particular input data line for the output is determined by a set of selection inputs.

$2^n \rightarrow$ input data lines

$n \rightarrow$ input selection lines - whose ~~input bit~~ combination


determine which input data are selected for the output.

It is simply a data selector.

Advantage of MUX


- Reduces no. of wires
- Reduces circuit complexity and cost
- Implementation of various circuit using MUX

Block Diagram



selectors

4 to 1 Line multiplexers



Typical application of MUXs are


1. Data sorting
2. Parallel - serial conversion
3. Logic function generation

function Table for 4-to-1 Line MUX

Select	Output
S_1, S_0	Y
0 0	I_0
0 1	I_1
1 0	I_2
1 1	I_3

- Now 4×1 MUX has 6 inputs (4 input lines + 2 selectors) and one output.
- A truth table describing the circuit needs 64 rows (2^6 binary combinations) will require an excessively long table.
- So a more convenient way to describe the operation of MUX is by means of a function table.
- In some cases two or more multiplexers are enclosed within a single IC package.
- One example in a Quadruple 2-to-1 line multiplexers.

Block diagram



E	S	Y
0	X	All 0's
1	0	A
1	1	B

- It contains 4 MUXs.
- It is also a circuit that selects one of two 4-bit data line.

if E=1 and S=0 then A inputs have path to output, if S=1 then B inputs are applied to the output.

- This circuit has four MUXs, each capable of selecting one of two input lines, for example output Y_0 can be selected to come from either A_0 or B_0 . Similarly output Y_1 may have the value of A_1 , or B_1 , and so on.
- One input selection line S selects one of the line in each of the four MUXs

Memory Unit

- A collection of storage cells
- The memory stores binary information in group of bits called words
- A memory word is a group of 1's and 0's, and many representation
 - a number
 - an information code
 - one or more character, alphanumeric "
 - or any binary coded information
- Most computer memories use words whose number of bits is a multiple of bytes.
 - 16-bit word contains 2 bytes
 - 32-bit word contains 4 bytes

Chapter - 3

Data Representation

- Number System
- Binary representation of both numeric and alphanumeric data.
- Representation of numeric data in different number system
- Binary, Octal, Decimal and Hexadecimal
- Conversion from 1 NS to another Number System.

Complements

- Representation of signed and unsigned
- Addition and subtraction of Signed and Unsigned Numbers


fixed - Point Representation

- 3.1 - Data Type
- 3.2 - Complements
- 3.3 - fixed - float Point Represent.

- The capacity of memories in commercial computers is normally state as the Total number of bytes that can be stored
Ex. 8 Gb RAM , 16 Gb RAM , 256 Gb SSD,

Internal Structure of Memory unit

$2^k - 1$ (Address of the cell)



No. of words it contains, and no. of bits in each word.



3.1. Data Type

- Data is a collection of facts (Unorganized or raw ex: t number, symbol, character, word code graph etc)
- Information is a meaningful full data (Processed, organized ex: Product like comparison, website traffic change).
- Binary information in computer is stored in memory or processor register.
- Registers are made of of flip-flop

Number System

- A number system of base / radix is in a system that used distinct symbol for all digits.
- To determine the quantity that the number represent, It is necessary to multiply each digit by a integer power of 10 and then from the sum of all weighted digits.

NS - Number System

Page No.	40
Date	

We have 4 type of number system

Decimal

base - 10

Symbols

0, 1, 2, 3, 4, 5, 6
7, 8, 9

Binary

base - 2

Symbols

1, 0

Octal

base - 8

0, 1, 2, 3, 4
5, 6, 7


Hexadecimal

base - 16

A = 10 B = 11
C = 12 D = 13
E = 14 F = 15

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

Conversion [Decimal to other NS]
[Other NS to decimal]



LSB - Least Significant bit
MSB - Most

11 11

Page No.	41
Date	

Ex- $(128)_{10}$ $\leftarrow ()_2$
 $\leftarrow ()_8$
 $\leftarrow ()_{16}$

LSB
 $\begin{array}{|c|c|c|}\hline 2 & 128 & 0 \\ \hline 2 & 64 & 0 \\ \hline 2 & 32 & 0 \\ \hline 2 & 16 & 0 \\ \hline 2 & 8 & 0 \\ \hline 2 & 4 & 0 \\ \hline 2 & 2 & 0 \\ \hline 2 & 1 & 1 \\ \hline 2 & 0 & (\text{MSB}) \\ \hline \end{array}$

$(10000000)_2$

$\begin{array}{|c|c|c|}\hline 8 & 128 & 0 \\ \hline 8 & 16 & 0 \\ \hline 8 & 2 & 2 \\ \hline & 0 & \\ \hline \end{array}$

$(200)_8$

$\begin{array}{|c|c|c|}\hline 16 & 128 & 0 \\ \hline 16 & 8 & 8 \\ \hline & 0 & \\ \hline \end{array}$

$(80)_{16}$

Binary to Decimal

$$(10101)_2 = ()_{10}$$

4 3 2 1 0

$$= 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

$$= 16 + 0 + 4 + 0 + 1$$

$$= (21)_{10}$$

Positive Power of 2 (Whole No.)

$2^8 \quad 2^7 \quad 2^6 \quad 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0$
256 128 64 32 16 8 4 2 1

Negative Power of 2 (fractional no.)

2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}	2^{-8}
0.5	0.25	↓	0.0625	↓	0.03125	· · · · ·	

Octal to Decimal

$$(345)_8 = (?)_{10}$$

$$\begin{aligned} &= 3 \times 8^2 + 4 \times 8^1 + 5 \times 8^0 \\ &= 3 \times 64 + 4 \times 8 + 5 \\ &= (229)_{10} \end{aligned}$$

Hexadecimal to Decimal

$$(7A7)_{16} = (?)_{10}$$

$$\begin{array}{ll} A=10 & B=11 \\ C=12 & D=13 \\ E=14 & F=15 \end{array}$$

$$\begin{aligned} &= (7 \times 16^2) + (A \times 16^1) \\ &\quad + (7 \times 16^0) \end{aligned}$$

$$= 7 \times 256 + 10 \times 16 + 7 \times 1$$

$$= 256 + 160 + 7$$

$$= (423)_{10}$$

$$(0.625)_{10} = (?)_2 \quad (?)_8 \quad (?)_{16}$$

$$\begin{array}{r} 0.625 \\ \times 2 \\ \hline \end{array}$$

$$\begin{array}{r} 1.250 \\ \times 2 \\ \hline \end{array}$$

$$\begin{array}{r} 0.250 \\ \times 2 \\ \hline 0.000 \end{array}$$

$$(0.101)_2$$

$$\begin{array}{r} 0.625 \\ \times 8 \\ \hline \end{array}$$

$$\begin{array}{r} 5.000 \\ \times 8 \\ \hline \end{array}$$

$$(0.5)_8$$

$$10 \rightarrow A$$

$$\begin{array}{r} 0.625 \\ \times 16 \\ \hline 10.000 \end{array}$$

$$(A) (0.A)_{16}$$

When to stop

① Remaining fraction part become ZERO

② Exhibits a repeating pattern $(\dots), (333)$
 $(483483\dots)$

Conversion of Hex, binary, Octal to Decimal

$$(736.4)_8 = 7 \times 8^2 + 3 \times 8^1 + 6 \times 8^0 + 4 \times 8^{-1}$$

$$= (7 \times 64) + (3 \times 8) + (6 \times 1) + (4 \times \frac{1}{8})$$


$$= (478.5)_{10}$$

10
50
FF

00010000
01010000
11111111

16
80
255

Page No. 44
Date



Binary - coded Octal Number (BCO)

Octal No.	BCD	Decimal
0	000	0
1	001	1
2	010	2
3	011	3
4	100	4
5	101	5
6	110	6
7	111	7
10	001,000	8
11	001,001	9
12	001010	10
:	:	:

Binary coded Hexadecimal Number (BCH)

Hexade. No.	BCH	Decimal No.
0	0000	0
1	0001	1
:	:	:
9	1001	9
A	1010	10
B	1011	11
:	:	:
F	1111	15

Binary - coded Decimal No (BCD)

decimal No.

0
1
2
3
4
5
6
7
8
9
10
11
50

BCD No.

0000
0001
0010
0011
0100
00010000
00010001
10010000

Complements

→ Complements are used in digital computer's for simplifying the subtraction operation and for logic manipulation.

2 Types of complements for each base β system

1. β 's complement
2. $(\beta-1)$'s complement

Ex- Decimal binary
 10's 2's
 9's 1's

$(\beta-1)$'s complement

Suppose a number N in base β having n digits the $(\beta-1)$'s of N defined as $(\beta^n - 1) - N$

Ex- 9's complement of

546700

$$\begin{array}{r}
 \text{No. of digits} = 6 \\
 \beta = 10 \quad \text{base} = 10 \\
 N = 546700
 \end{array}
 \quad
 \begin{array}{r}
 1000000 \\
 - 1 \\
 \hline
 999999
 \end{array}
 \quad
 \begin{array}{r}
 999999 \\
 - 546700 \\
 \hline
 453299
 \end{array}$$

9's complement of 546700 is 453299

Ex- 1's complement of change the bit from

1011001 \rightarrow binary

0100110 base 2

$0 \rightarrow 1$ or $1 \rightarrow 0$

(Reverse The Bit)

(1011001) complement is

0100110

(2^r) complement

10's complement

Add \underline{I} to (2^{r-1})'s complement

Add \underline{I} to 9's complement

Ex - 10's complement of
2389

$$\begin{array}{r}
 9999 \\
 -2389 \\
 \hline
 \underline{7610} \quad 9\text{'s comp.}
 \end{array}$$

$$\begin{array}{r}
 7610 \\
 +1 \\
 \hline
 \underline{7611} \quad 10\text{'s comp.}
 \end{array}$$

2's complement

Add \underline{I} to 1's complement

Ex - 2's complement of
101011

$$\begin{array}{r}
 101011 \\
 \hline
 \underline{010100} \quad 1\text{'s comp.}
 \end{array}$$

$$\begin{array}{r}
 010100 \\
 +1 \\
 \hline
 \underline{010101} \quad 2\text{'s comp}
 \end{array}$$

$M \leftarrow$ Minuend
 $-N \leftarrow$ Subtrahend
 Pg No. 48
 Date

Subtraction of Unsigned Number

Both Num. are positive

STEPS:-

Add The minuend (M) to the 9's comp. of the subtrahend (N)

if $M \geq N$, the sum will produce an end carry, which is discarded, and what is left in the result $M-N$

if $M < N$, the sum does not produce any end carry and is equal to 9's complement of $(N-M)$.

To obtain the answer, take the 9's complement of the sum and place a negative sign in front of.

Subtraction in Decimal Num. Sys.

$M \geq N$,

$$72532 - 13250$$

$(M) \quad (N)$

10's comp

$$\begin{array}{r}
 99999 \\
 - 13250 \\
 \hline
 86749 \leftarrow 9's \text{ comp.}
 \end{array}$$

$+ 1$

$$\begin{array}{r}
 86750 \leftarrow 10's \text{ comp}
 \end{array}$$

Add
Now subtract 10's comp.
of 13250 with 72532

$$\begin{array}{r}
 72532 \\
 + 86750 \\
 \hline
 159282
 \end{array}$$

Ans is
59280

$M < N$

$$13250 - 72532$$

$$\begin{array}{r} 99999 \\ - 72532 \\ \hline 27467 \end{array} \leftarrow 9\text{'s comp.}$$

$$\begin{array}{r} + 1 \\ \hline 27468 \end{array} \leftarrow 10\text{'s comp.}$$

$$\begin{array}{r} 13250 \\ + 27468 \\ \hline 40718 \end{array} \leftarrow \text{comp. of result}$$

$$\begin{array}{r} 99999 \\ - 40718 \\ \hline 59281 \end{array} \leftarrow 9\text{'s comp.}$$

$$\begin{array}{r} + 1 \\ \hline 59282 \end{array} \leftarrow 10\text{'s comp.}$$

Ans is -59282

\leftarrow (-) is important

Subtraction in binary Num. Sys.

$M \geq N$

$$M = 1010100 - N = 1000011$$

$$\begin{array}{r} 1000011 \\ - 0111100 \\ \hline + 1 \\ \hline 0111101 \end{array} \leftarrow \begin{array}{l} 1\text{'s comp} \\ 2\text{'s comp} \end{array}$$

$$\begin{array}{r} \text{Now add both} \\ 1010100 \\ + 0111101 \\ \hline \boxed{0010001} \end{array}$$

Ans is 0010001

$M \neq N$

$$M = 1000011 - N = 1010100$$

$$\begin{array}{r} 1101111 \\ - 0010001 \\ \hline \end{array}$$

$$\begin{array}{r} 1000011 \\ + 0101100 \\ \hline 1101111 \end{array} \leftarrow \begin{array}{l} 2\text{'s compl. of} \\ N \\ 2\text{'s comp. of} \\ \text{result} \end{array}$$

Ans is -0010001

Fixed-Point Representation

- Positive integer including zero, can be represented as an unsigned number.
- To represent negative integer, we need a notion for negative value.

(+) \exists signs are used in ordinary arithmetic

- Because of hardware limitation computer must represent every thing with 1's and 0's, including the sign of a number
- It is customary to represent the sign with a bit placed in the left-most position of the number. Ex- $\boxed{0}10300$

0 for positive

1 for negative

In addition to sign, a number may have a binary (Decimal) point.

\downarrow [1001.0001]

is needed to represent [250.1756]

\swarrow \downarrow \searrow

Fraction integer mixed-integer
fraction Number.

There are two ways of specifying the binary point in a register.

By giving it fixed position

By employing a floating-point representation.

Assume that the binary point is always fixed in one position

To position most widely used

a binary point in the extreme left of the register to make the stored number a fraction. Ex - 0|101001

a binary point in the extreme right of the register to make the stored number an integer. Ex - 0|101110

In both the case the binary point is not actually present but its presence is assumed from the fact that the number stored in the register is treated as a Fraction or an integer.

I Integer Representation

When an integer binary number is **Positive**, the sign is represented by 0, and the magnitude by a positive number.

Ex. + 14 is represented in 8-bit register as

Sign bit \leftarrow 00001110
 ↓ → magnitude.

Must have value
 that's why 0's
 are inserted
 inserted.

When the number is **negative**, the sign is represented by 1 but the rest of the number may be represented in one of the three possible ways :-

1. Signed - magnitude representation
2. Signed - 1's complement //
3. Signed - 2's complement //

1. signed - magnitude representation

for ex - -14 is obtained for $+14$ by complementing only the sign bit

$$\begin{array}{l} +14 \Rightarrow 00001110 \\ -14 \Rightarrow 10001110 \end{array}$$

2. Signed - 1's complement representation

for ex - -14 is obtained from $+14$ by complement all the bits (including sign bit)

$$\begin{array}{l} +14 \Rightarrow 00001110 \\ -14 \Rightarrow 11110001 \end{array} \quad \begin{matrix} 1's \text{ comp. of} \\ 14 \end{matrix}$$

3. signed - 2's complement representation

for ex - -14 is obtained from $+14$ by taking 2's complement of all the bits (including sign bit)

$$\begin{array}{l} +14 \Rightarrow 00001110 \\ -14 \Rightarrow 11110010 \end{array}$$

Signed magnitude system is used in ordinary arithmetic, but in awkward when used in computer arithmetic.

1's complement impose difficulties because it have 2 representation of 0 (+0 and -0) so are seldom used for arithmetic operations, but very useful for logical operation.

2's complement is used for signed binary arithmetic (or signed -2's complement is used for representing negative number in modern computing).

Arithmetic Addition

(2's comp. Addition.)

Add the two numbers including their sign bit, and discard any carry out of the sign (left most) bit position.

Negative number must be in 2's complement and if the sum obtained after addition is negative, it is in 2's complement form.

Ex +6 00000110
 +13 +00001101
 +19 00010011

-6 00000110 1111010 ← 2's comp
 +13 0 +00001101
 +7 ~~00000111~~

+6 00000110
 -13 +11110011
 -7 11111001 ← 2's comp of +7

-6 11111010 [2's comp of +6 and +13
 -13 +11110011
 -19 ~~11101101~~ ← 2's comp of +19

Arithmetic Subtraction

Subtraction of two signed binary numbers when negative numbers are in 2's complement form is very simple and can be started as follows:

Take the 2's complement of the subtrahend (including the sign bit) and add it to the minuend (including the sign bit). A carry out of sign bit is discarded.

$$(\pm A) - (+B) = (\pm A) + (-B)$$

$$(\pm A) - (-B) = (\pm A) + (+B)$$

↑

A subtraction operation can be changed to an addition operation if the sign of the subtrahend is changed.

$$\begin{array}{r}
 +6 \\
 -(+13) \\
 \hline
 \end{array} \rightarrow
 \begin{array}{r}
 +6 \\
 +(-13) \\
 \hline
 -7
 \end{array}
 \quad
 \begin{array}{r}
 00000110 \\
 +1111001 \\
 \hline
 11111001
 \end{array}
 \quad
 \begin{array}{l}
 \text{subtraction} \\
 \text{through} \\
 \text{addition}
 \end{array}$$

↳ 2's comp. of
 +7

$$\begin{array}{r}
 +6 \\
 -(-13) \\
 \hline
 \end{array} \rightarrow
 \begin{array}{r}
 +6 \\
 +(+13) \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 00000110 \\
 +00001101 \\
 \hline
 00010011
 \end{array}$$

$$\begin{array}{r}
 -6 \\
 -(+13) \\
 \hline
 \end{array} \rightarrow
 \begin{array}{r}
 -6 \\
 +(-13) \\
 \hline
 -19
 \end{array}
 \quad
 \begin{array}{r}
 1000011111010 \\
 +11110011 \\
 \hline
 110001100
 \end{array}$$

$$\begin{array}{r}
 -6 \\
 -(-13) \\
 \hline
 \end{array} \rightarrow
 \begin{array}{r}
 -6 \\
 +(+13) \\
 \hline
 +7
 \end{array}
 \quad
 \begin{array}{r}
 11111010 \\
 +00001101 \\
 \hline
 00000111
 \end{array}$$

Chapter - 4

Arithmetic Microoperations and Register Transfer Register Transfer

Arithmetic Microoperations

- Binary Adder
- Binary Adder-Subtractor
- Binary Incrementor

Microoperation - An elementary operation performed with the data stored in register.

Four types of microoperations encountered in digital components.

1. Register transfer
2. Arithmetic microoperation
3. Logic Microoperation
4. Shift Microoperation


Transfer data from one register to another

Perform arithmetic operation on numeric data

dit manipulation on nonnumeric data

perform shift operation on data stored in register.

Register transfer microoperation does not change the information content when the binary information move from the source register to the destination register.



Other three types of microoperation change the information content during the transfer.

The basic arithmetic microoperations are-

1. Addition
 2. Subtraction
 3. Increment
 4. Decrement
 5. Shift

Addition

- The arithmetic microoperation defined by the statement

$$R_3 \leftarrow R_1 + R_2$$

add microoperation

It states that the content of R_1 are added to the content of R_2 and the sum transferred to R_3

- To implement this statement with hardware we ~~are~~ need:

→ 3 register (R_1, R_2, R_3)

→ And the digital component that perform Addition operation.

Subtraction

- The subtraction microoperation is implemented through complementation and Addition.

$$R_3 \leftarrow R_1 + \overline{R_2} + 1$$

is equivalent to

$$R_3 \leftarrow R_1 - R_2$$

$\overline{R_2}$ is 1's comp of

$$\overline{R_2}$$

$\overline{R_2} + 1$ is 2's comp of R_2

Arithmetic microoperation


Symbolic designation	Description
$R_3 \leftarrow R_1 + R_2$	Content of $R_1 + R_2$ is transferred to R_3
$R_3 \leftarrow R_1 - R_2$	" " $R_1 - R_2$ "
$R_2 \leftarrow \overline{R_2}$	R_2 's comp save to R_2
$R_2 \leftarrow \overline{R_2} + 1$	2's " " "
$R_3 \leftarrow R_1 + \overline{R_2} + 1$	$R_1 + 2$'s comp [Subtraction]
$R_1 \leftarrow R_1 + 1$	Increment
$R_1 \leftarrow R_1 - 1$	Decrement

- The arithmetic operations , multiply and divide are not included in the basic set of microoperation
- The multiplication operations is implemented with a sequence of add and shift microoperation
- The Division operation is implemented with a sequence of subtraction and shift microoperation


4-bit Binary Adder

The (BA) is constructed with full - adder circuit connected in cascade, with output carry from one full-adder connected to the input carry of the next full - adder

Register will hold the data
 Full - Adder is digital component that perform arithmetic sum



4-bit Binary Adder Subtractor



The mode input M controls the operation. When $M=0$ the circuit is an adder. And when $M=1$ the circuit becomes a subtractor.

Each X-OR gate receives input M and one of the B when $m=0$, when we have $B \oplus 0 = B$. FA received the value of B and input carry in 0, the circuit performs A plus B .

When $m=1$ we have $B \oplus 1 = B'$ and $c_0 = 1$. The B inputs are all complemented and a 1 is added through the input carry.

The circuit perform the operation
of A plus

The 2's complement of B

for unsigned numbers , this gives $A - B$
if $A \geq B$ or the 2's complement of
 $B - A$ if $A < B$, for signed number .
the result is $A - B$ provided that
there is no overflow.