Index

■ A	embedded controller
	battery charging, 119
Advanced Configuration and	keyboard controller, 119
Power Interface (ACPI), 2	power sequencing, 118
AMD Generic Encapsulated Software	responsibilities, 118
Architecture (AGESA), 59	software sync, 120
Application programming interface (API)	thermal management, 119
data structure, 36	event log, 105-106
execution status, 45	firmware image, 98
FspInitEntry, 42	flashrom utility, 114
hard-coded constants, 38	FMAP, 107
NotifyPhase, 43	read-write section, 108-109
TempRamInit, 39	structure, 107
	FMAP BOOT_STUB section, 108
■ B	GBB
	bitmaps, 110
Binary Configuration Tool (BCT), 30	boot flags, 110-111
BIOS Writer's Guide (BWG), 6	HWID v3, 110
Boot Device Selection (BDS), 141	information, 109
Boot Setting File (BSF), 30, 179	public and private keys, 110
	gbb_utility, 114-115
C	mosys utility, 117
•	powerwash, 99
Chromebook firmware	Recovery Mode, 99
advantage, 97	TPM, 112
boot log, 104-105	updating process, 113
Chrome OS security, 98–99	verified boot, 99
coreboot, 98	VPD, 112
ARM, 101	Commercial off-the-shelf (COTS), 15
x86, 101	Coreboot, 19
crossystem, 115–117	AGESA reference, 59
Depthcharge payload	binaries, 79
kernel security, 104	CAR, 58
lib payload, 102	CBFS
verified boot, 103–104	cbfstool, 78
verified boot flow, 101-102	organization, 77
Developer Mode, 100	size, 79

Coreboot (cont.)	Sage, 60
chipset driver	sign-off procedure, 63-64
chipset UPD options, 90	stages, 76
Depthcharge, 93	state machine callbacks, 88
ELF format, 92	state machine states, 87
FILO, 93	statistics, 60
FSP driver, 90–91	supporting files, 77
GRUB2, 93	troubleshooting and debugging, 94-95
Intel FSP driver, 90	web site, 61
iPXE, 93	
Kconfig, 91	■ D
Key files, 90	_
libpayload, 94	Double Data Rate (DDR)
memory test, 94	technology, 34–35
SeaBIOS, 92	
TianoCore, 93	■ E
U-Boot, 93	
xcompile, 92	EFI Developer Kit II (EDKII), 125
community, working, 64-65	EFI Development Kit II (EDK II)
community organization, 61	build command, 156
CPU architectures, 57	DEC, 153
device tree, 84-86	DSC, 155
chips, 83, 86	FDF, 156
CPU and PCI busses, 82	INF file, 158
keywords, 84	packages, 149
operations, 87	packaging
sconfig tool, 82	IntelFrameworkModulePkg, 149
state machine states, 88	IntelFrameworkPkg, 148
types, 83	MdeModulePkg, 148
variables, 83	MdePkg, 147
etherboot project, 58	UEFI PI boot flow, 148
FSF, 58	PCD
git commit messages, 62	build and source
Git Gerrit, 61	construction, 152
Google, 59	build flow, 152
Hardwaremain state machine, 87	flash image, 153
Intel FSP	INF, DEC, and
payload, 82	DSC relationship, 151
ramstage, 81-82	Syntax, 152
reset vector and bootblock, 80	supporting files, 150
romstage, 80–81	Embedded engineers, 1
libreboot, 60	Extensible Firmware Interface (EFI)
LinuxBIOS, 57, 59	coreboot and UEFI PI, 122
logo, 56	development flow, 121
mainboard directory, 88-89	FSP, 123
MinnowMax (see MinnowBoard	history, 121
MAX (MinnowMax))	PEIMs, 122
nonsource binaries, 65	SCM, 123
philosophy, 56	SiRC, 123
ROMCC, 58	UEFI/EDK II, 123

F	components, 125
Einmarrana	consumer, 123
Firmware	definition, 123
ACPI table, 2	EDKII, 138
BIOS vendors, 11	evolution, 143
boot process, 2	Minnow and MinnowMax
chip vendors, 11	APIs, 141
coreboot and EDK, 10	BDS, 141
definition, 1	binary, 140–141
engineers, 1, 3	infrastructure code, 140
flash storage device, 3	locations, 140
FPGA-based emulators, 4	PCDs, 142
Google and Facebook, 10	Platform.dsc, 142
hardware design, 2	Platform.fdf, 141
Intel® FSP, 7	workflow, 141
Intel Quark family products, 10	normal boot
Intel's Simics and AMD's SimNow, 3	boot flow, 128
Internet of Things, 10	data structure, 130-131
open source stacks, 9	memory layout, 129-130
PC BIOS stack, 8-9	producer, 123
programming guides, 6	S3 boot
RTOS codebase, 10	boot flow, 132
RTOS stacks, 9	memory layout, 132–133
SMM and SMI, 2	NV data passing, 133–134
software vendors, 11	UEFI payload, 138–140
Tianocore source code, 11	UEFI PI, 124
Firmware stacks	wrapper boot flow
BIOS, 13	APIs, 126
COTS, 15	boot modes, 128
IBV, 20	EDKII BIOS, 126
in-house development, 23	FspNotifiyDxe, 126–127
ISV, 20	FspNotifyApi, 126
legacy BIOS, 17	integration options, 127
microkernel, 16	SEC integration, 126
one-size-fits-all solution, 15	FspInit, 45
open source, 18	FspInitEntry
PC architecture, 15	ContinuationFunc, 43
proprietary, 19	NvsBufferPtr points, 42
RTOS, 16	prototype, 42
UEFI Framework, 18	RtBufferPtr points, 42
virtual machine monitor, 15	Ribuneii ii poliits, 42
Firmware Support Package (FSP), 123	_
APIs, 124	■ G
architecture, 124	General Public
binary-enabling model, 143	License (GPL), 29
Capsule Flash Update	License (GPL), 25
boot flow, 134-135	
memory layout, 135–136	■ H
recovery boot, 136–138	Hard-coded constants, 38
	Haru-Cougu Constants, 50

I, J, K Independent BIOS Vendor (IBV), 20	reduce features, 163–164 remove features, 162 SEC ➤ DXE solution, 162
Independent Software Vendors (ISVs), 20	simplified SMM solution, 165
Intel® Firmware Support	TinyQuarkOptimization, 167
Package (Intel FSP), 7	•
API	■ L
FspInitEntry, 42	- L
NotifyPhase, 43	Linux, 18
TempRamInit, 39	
binary format, 31	■ M
Boot Setting File (BSF), 30	
community effort, 176	Memory Reference Code (MRC), 34
Coreboot (see Coreboot)	Microcode, 28, 52
customization, 47	Microkernel, 16
customization and production, 176	MinnowBoard MAX (MinnowMax)
downloading, 49	building, 73–74
ecosystem perspective, 173 expanded folder, 28	Chipset menu, 72
future aspects, 53	commands, 74
hard-core open source, 175	commit hooks, 69
header files and sample code, 31	development branch, 69
integration and build process, 53	development directory, 67
locating APIs	devices menu, 73
data structure, 36	environment, 66
hard-coded constants, 38	flashing
microcode patches, 52	devices, 75
output	flash programmer, 75
API execution status, 45	ROM image, 75–76 hardware, 66
non-volatile storage HOB, 46	Intel FSP, 67–68
sample code for	Menuconfig menu, 71
parsing HOBs, 46	platforms, 66
temporary memory data HOB, 45	source download, 68
philosophy, 27	toolchains, 68–69
prebuilt silicon, 176	Model-specific register (MSR), 7
relocation, 53	Module Development Environment
RTOS, 174	(MDE) Package (MdePkg), 147
sample boot flow, 34	Multiple Independent Levels
shipping of binary file, 29	of Security (MILS), 174
vertical sectors, 173	• • • •
Intel Quark System-on-Chip (SoC)	= N. O
build options, 165	■ N, O
compiler options, 165	Non-volatile storage HOB, 46
fixed DRAM resource, 161	NotifyPhase, 45
full SMM core solution, 164	
hardware platform, 160	■ P O
memory usage	■ P, Q
optimization, 169–170	Platform Configuration
RAM footprint optimization, 168	Database (PCD), 150

\blacksquare R

Real-time operating systems (RTOS), 2, 16

S

System Management Interrupt (SMI), 2 System Management Mode (SMM), 2

Temporary memory data HOB, 45 TempRamInit, 39, 45 Tianocore, 11 Trusted Platform Module (TPM), 112

U

U-Boot community, 19
Unified Extensible
 Firmware Interface (UEFI)
 integration, Intel FSP
 (see Intel® Firmware Support
 Package (Intel FSP))
 firmware stacks, 18
UEFI Firmware Writer's Guide, 6
UEFI's Firmware Volume (FV)
 layout format, 31
Updatable Product Data (UPD), 47

V, W, X, Y, Z

Vital Product Data (VPD), 47-48