

Open Source Test Tools for UEFI

Ricardo Neri, Software Engineer Vincent Zimmer, Sr. Principal Engineer

presented by



Agenda





Linux UEFI Validation Operating System

CHIPSEC - Platform Security Assessment Framework

What Now?

Linux UEFI Validation Operating System

Objective: Create a Linux-readiness validation operating system which helps firmware engineers and Linux contributors reduce development and enabling time for Linux on an UEFI system.

Consolidates
existing UEFI
test suites

Early
Detection of
Firmware
Problems

Expand
Firmware Test
Coverage

Open and Free Contributions are welcome!


Better UEFI Firmware

What is it not?



- A new test suite
- A replacement for existing test suites
- A certification tool for Linux or UEFI compliance
- A proprietary Intel tool


The Details





Covers Entire Execution Cycle





Future Development

Tests for bootloaders

Automation

UEFI Capsule tests

UEFI Network stack tests

UEFI Secure Boot tests







CHIPSEC - Platform Security Assessment Framework



A single test designed to run in multiple environments



How do we raise the bar?



Platform Validation



New Attacks

Test Modules for OEMs/IBVs

End-user Risk

Empowering End-Users to Make a Risk Decision

Known Threats and CHIPSEC modules

Issue	CHIPSEC Module	Public Details
SMRAM Locking	common.smm	CanSecWest 2006
BIOS Keyboard Buffer Sanitization	common.bios_kbrd_buffer	<u>DEFCON 16</u> 2008
SMRR Configuration	common.smrr	ITL 2009 CanSecWest 2009
BIOS Protection	common.bios_wp	BlackHat USA 2009 CanSecWest 2013 Black Hat 2013 NoSuchCon 2013 Flashrom
SPI Controller Locking	common.spi_lock	<u>Flashrom</u> <u>Copernicus</u>
BIOS Interface Locking	common.bios_ts	<u>PoC 2007</u>
Access Control for Secure Boot Keys	common.secureboot.keys	<u>UEFI 2.4 Spec</u>
Access Control for Secure Boot Variables	common.secureboot.variables	<u>UEFI 2.4 Spec</u>

The UEFI Forum www.uefi.org 10

Example: BIOS Write Protection



Black Hat USA 2013 "BIOS Security" – MITRE (Kovah, Butterworth, Kallenberg)
NoSuchCon 2013 "BIOS Chronomancy: Fixing the Static Root of Trust for Measurement" – MITRE (Kovah, Butterworth, Kallenberg)

Is BIOS correctly protected?

common.bios wp

```
[+] imported chipsec.modules.common.bios wp
[x] [ Module: BIOS Region Write Protection
[x]
BIOS Control (BDF 0:31:0 + 0xDC) = 0x2A
        SMM BWP = 1 (SMM BIOS Write Protection)
[05]
        TSS_
                = 0 (Top Swap Status)
[04]
                = 1 (BIOS Lock Enable)
[01]
        BLE
[00]
        BIOSWE
                = 0 (BIOS Write Enable)
[+] BIOS region write protection is enabled (writes restricted to SMM)
[*] BIOS Region: Base = 0 \times 00500000, Limit = 0 \times 00FFFFFF
SPI Protected Ranges
PRx (offset) | Value
                         | Base
                                     | Limit
               00000000 | 00000000 | 00000000
PR0 (74)
PR1 (78)
               8FFF0F40 | 00F40000 | 00FFF000 |
PR2 (7C)
               8EDF0EB1 | 00EB1000 | 00EDF000
PR3 (80)
               8EB00EB0 | 00EB0000
                                      00EB0000
PR4 (84)
               8EAF0C00 |
                           00C00000
                                      00EAF000
```

- [!] SPI protected ranges write-protect parts of BIOS region (other parts of BIOS can be modified)
- [+] PASSED: BIOS is write protected

Direct HW Access for Manual Testing



Examples:

```
chipsec util msr 0x200
chipsec util mem 0x0 0x41E 0x20
chipsec util pci enumerate
chipsec util pci 0x0 0x1F 0x0 0xDC byte
chipsec util io 0x61 byte
chipsec util mmcfg 0 0x1F 0 0xDC 1 0x1
chipsec util cmos dump
chipsec util ucode id
chipsec util smi 0x01 0xFF
chipsec util idt 0
chipsec util cpuid 1
chipsec util spi read 0x700000 0x100000 bios.bin
chipsec util decode spi.bin
chipsec util uefi var-list
```

The UEFI Forum

Forensics



Live system firmware analysis

```
chipsec_util spi info
chipsec_util spi dump rom.bin
chipsec_util spi read 0x700000 0x100000 bios.bin
chipsec_util uefi var-list
chipsec_util uefi var-read db D719B2CB-3D3A-4596-
A3BC-DAD00E67656F db.bin
```

Offline system firmware analysis

```
chipsec_util uefi keys PK.bin
chipsec_util uefi nvram vss bios.bin
chipsec_util uefi decode rom.bin
chipsec_util decode rom.bin
```

Moving Forward



Test tools complement the SCT, but the community can do more!

Changing our development philosophy?

- "Testing shows the presence, not the absence of bugs" (Dijkstra, 1970)
- Better Living Through Tools? (Zimmer, 2013)

Getting code coverage closer to 100%?

- Internal Intel effort using <u>DDT</u> with EDK II
- Moving to <u>KLEE</u> (open source)

"Infrastructure for automatic code checking" (coreboot)

Automated system including KLEE, Splint, Frama-C

What Now?



Linux UEFI Validation Operating System

Download the code...

https://github.com/01org/luv-yocto

Download test images ... https://01.org/linux-uefi-validation

Submit your contributions

Questions?

- luv@lists.01.org
- ricardo.neri@intel.com
- matt.fleming@intel.com

CHIPSEC

Get the tool

https://github.com/chipsec/chipsec

Submit your contributions

Questions?

- chipsec@intel.com
- vincent.zimmer@intel.com

For more information on the Unified EFI Forum and UEFI Specifications, visit http://www.uefi.org

presented by





