- **10.1** An Efficient Asynchronous Batch Bayesian Optimization Approach for Analog Circuit Synthesis Shuhan Zhang, Fan Yang, Dian Zhou, Xuan Zeng
- **10.2** GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design Seungho Han, Sungyu Jeong, Chanho Kim, Hong-June Park, Byungsub Kim
- **10.3** Bit Parallel 6T SRAM In-Memory Computing with Reconfigurable Bit-Precision *Kyeongho Lee, Jinho Jeong, SungSoo Cheon, Woong Choi, Jongsun Park*
- **10.4** Factored Radix-8 Systolic Array for Tensor Processing *Inayat Ullah, Kashif Inayat, Joon-Sung Yang, Jaeyong Chung*
- **11.1** StatSAT: A Boolean Satisfiability Based Attack on Logic-Locked Probabilistic Circuits *Ankit Mondal, Michael Zuzak, Ankur Srivastava*
- **11.2** DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY *Jiangi Chen, Monir Zaman, Yiorgos Makris, R. D. Shawn Blanton, Subhasish Mitra, Benjamin Carrion Schaefer*
- **11.3** RELIC-FUN: Logic Identification through Functional Signal Comparisons *James Geist, Travis Meade, Shaojie Zhang, Yier Jin*
- **11.4** Flashmark: Watermarking of NOR Flash Memories for Counterfeit Detection *Prawar Poudel, Biswajit Ray, Aleksandar Milenkovic*
- **13.1** Al Utopia or Dystopia: On Securing Al Platforms
 Patrick Jauernig, Emmanuel Stapf, Ghada Dessouky, Nele Mentens, Ahmad-Reza Sadeghi
- **13.2** Unified Architectural Support for Secure and Robust Deep Learning *Mojan Javaheripi, Huili Chen, Farinaz Koushanfar*
- **13.3** Developing Privacy-preserving Al Systems: The Lessons Learned Fabian Boemer, Rosario Cammarota, Huili Chen, Siam Umar Hussain, Ahmad-Reza Sadeghi, Emmanuel Stapf, Farinaz Koushanfar
- **14.1** Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification *Peng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu, Jianli Chen, Jun Yu, Yao-Wen Chang*
- **14.2** Symbolic Computer Algebra and SAT Based Information Forwarding for Fully Automatic Divider Verification *Christoph Scholl, Alexander Konrad*
- **14.3** A-QED Verification of Hardware Accelerators

Eshan Singh, Florian Lonsing, Saranyu Chattopadhyay, Max Strange, Peng Wei, Xiaofan Zhang, Yuan Zhou, Jason Cong, Deming Chen, Zhiru Zhang, Priyanka Raina, Clark Barrett, Subhasish Mitra

14.4 - Circuit Learning for Logic Regression on High Dimensional Boolean Space *Pei-Wei Chen, Yu-Ching Huang, Cheng-Lin Lee, Jie-Hong Roland Jiang*

- **15.1** Enabling a B+-Tree-Based Data Management Scheme for Key-Value Store Over SMR-Based SSHD *Yu-Pei Liang, Tseng-Yi Chen, Ching-Ho Chi, Hsin-Wen Wei, Wei-kuan Shih*
- **15.2** S-CDA: A Smart Cloud Disk Allocation Approach in Cloud Block Storage System *Hua Wang, Yang Yang, Ping Huang, Yu Zhang, Ke Zhou, Mengling Tao, Bin Cheng*
- **15.3** Content Sifting Storage: Achieving Fast Read for Large-Scale Image Dataset Analysis Yu Liu, Hong Jiang, Yangtao Wang, Ke Zhou, Yifei Liu, Li Liu
- **15.4** Utilizing Direct Photocurrent Computation and 2D Kernel Scheduling to Improve In-Sensor-Processing Efficiency

Han Xu, Maimaiti Nazhamaiti, Yidong Liu, Fei Qiao, Qi Wei, Xinjun Liu, Huazhong Yang

- **16.1** GENIEx: A Generalized Approach to Emulating Non-Idealities in Memristive X-bars Using Neural Networks *Indranil Chakraborty, Mustafa F. Ali, Dong Eun Kim, Aayush Ankit, Kaushik Roy*
- **16.2** Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead

Hyungjun Kim, Yulhwa Kim, Sungju Ryu, Jae-Joon Kim

16.3 - RaQu: An Automatic High-Utilization CNN Quantization and Mapping Framework for General-Purpose RRAM Accelerator

Songyun Qu, Bing Li, Ying Wang, Dawen Xu, Xiandong Zhao, Lei Zhang

- **16.4** Accurate Inference with Inaccurate RRAM Devices: Statistical Data, Model Transfer, and On-line Adaptation Gouranga Charan, Jubin Hazra, Karsten Beckmann, Xiaocong Du, Gokul Krishnan, Rajiv Joshi, Nathaniel Cady, Yu Cao
- **20.1** FLOPS: Efficient On-Chip Learning for Optical Neural Networks Through Stochastic Zeroth-Order Optimization

Jiaqi Gu, Zheng Zhao, Chenghao Feng, Wuxi Li, Ray T. Chen, David Z. Pan

- **20.2** T2FSNN: Deep Spiking Neural Networks with Time-To-First-Spike Coding Seongsik Park, Seijoon Kim, Byunggook Na, Sungroh Yoon
- **20.3** A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification

Po-Yao Chuang, Pai-Yu Tan, Cheng-Wen Wu, Juin-Ming Lu

- **20.4** A Device Non-Ideality Resilient Approach for Mapping Neural Networks to Crossbar Arrays Arman Kazemi, Cristobal Alessandri, Alan C. Seabaugh, Xiaobo Sharon Hu, Michael Niemier, Siddharth Joshi
- **21.1** Stealing Your Data from Compressed Machine Learning Models *Nuo Xu, Qi Liu, Tao Liu, Zihao Liu, Xiaochen Guo, Wujie Wen*

- **21.2** Imperceptible Misclassification Attack on Deep Learning Accelerator by Glitch Injection Wenye Liu, Chip-Hong Chang, Fan Zhang, Xiaoxuan Lou
- **21.3** Reverse-Engineering Deep Neural Networks Using Floating-Point Timing Side-Channels *Cheng Gongye, Yunsi Fei, Thomas Wahl*
- **21.4** TrojDRL: Evaluation of Backdoor Attacks on Deep Reinforcement Learning *Panagiota Kiourti, Kacper Wardega, Susmit Jha, Wenchao Li*
- **23.1** Computation on Sparse Neural Networks and its Implications for Future Hardware Fei Sun, Minghai Qin, Tianyun Zhang, Liu Liu, Yen-Kuang Chen, Yuan Xie
- **23.2** Efficient Synthesis of Compact Deep Neural Networks *Wenhan Xia, Hongxu Yin, Niraj Jha*
- **23.3** New Directions in Distributed Deep Learning: Bringing the Network at Forefront of IoT Design *Kartikeya Bhardwaj, Wei Chen , Radu Marculescu*
- **24.1** Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency Licheng Guo, Jason Lau, Yuze Chi, Jie Wang, Cody Hao Yu, Zhe Chen, Zhiru Zhang, Jason Cong
- **24.1** Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency Licheng Guo, Jason Lau, Yuze Chi, Jie Wang, Cody Hao Yu, Zhe Chen, Zhiru Zhang, Jason Cong
- **24.2** Time Multiplexing Via Circuit Folding *Po-Chun Chien, Jie-Hong Roland Jiang*
- **24.3** SAT-Sweeping Enhanced for Logic Synthesis Luca Amarù, Felipe Marranghello, Eleonora Testa, Christopher Casares, Vinicius Possani, Jiong Luo, Patrick Vuillod, Alan Mishchenko, Giovanni De Micheli
- **24.4** SFO: A Scalable Approach to Fanout-Bounded Logic Synthesis for Emerging Technologies *He-Teng Zhang, Jie-Hong Roland Jiang*
- **25.1** Input-Dependent Edge-Cloud Mapping of Recurrent Neural Networks Inference Daniele Jahier Pagliari, Roberta Chiaro, Yukai Chen, Sara Vinco, Enrico Macii, Massimo Poncino
- **25.2** RTMobile: Beyond Real-Time Mobile Acceleration of RNNs for Speech Recognition *Peiyan Dong, Siyue Wang, Wei Niu, Chengming Zhang, Sheng Lin, Zhengang Li, Yifan Gong, Bin Ren, Xue Lin, Dingwen Tao*
- **25.3** Seesaw: End-to-End Dynamic Sensing for IoT using Machine Learning *Vidushi Goyal, Valeria Bertacco, Reetu Das*
- **25.4** EMAP: A Cloud-Edge Hybrid Framework for EEG Monitoring and Cross-Correlation Based Real-Time Anomaly Prediction

Bharath Srinivas Prabakaran, Alberto García Jiménez, Germán Moltó Martínez, Muhammad Shafique

- **26.1** Clustering Approach for Solving Traveling Salesman Problems via Ising Model Based Solver Akira Dan, Riu Shimizu, Takeshi Nishikawa, Song Bian, Takashi Sato
- **26.2** Eliminating Redundant Computation in Noisy Quantum Computing Simulation *Gushu Li, Yufei Ding, Yuan Xie*
- **26.3** Transfer Learning-Based Microfluidic Design System for Customized Concentration Generation *Weiging Ji, Tsung-Yi Ho, Hailong Yao*
- **26.4** Realistic Fault Models and Fault Simulation for Quantum Dot Quantum Circuits Cheng-Yun Hsieh, Chen Hung Wu, Chen-Hung Wu, Chia-Hsien Huang, Hsi-Sheng Goan, James Chien-Mo Li
- **30.1** BitPruner: Network Pruning for Bit-Serial Accelerators *Xiandong Zhao, Ying Wang, Cheng Liu, Cong Shi, Kaijie Tu, Lei Zhang*
- **30.2** CAP'NN: Class-Aware Personalized Neural Network Inference *Maedeh Hemmat, Joshua San Miguel, Azadeh Davoodi*
- **30.3** Learning to Quantize Deep Neural Networks: A Competitive-Collaborative Approach Md Fahim Faysal Khan, Mohammad Mahdi Kamani, Vijaykrishnan Narayanan, Mehrdad Mahdavi
- **30.4** ALF: Autoencoder-Based Low-Rank Filter-Sharing for Efficient Convolutional Neural Networks Alexander Frickenstein, Manoj-Rohit Vemparala, Nael Fasfous, Laura Hauenschild, Christian Unger, Naveen-Shankar Nagaraja, Walter Stechele
- **30.5** Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference Thierry Tambe, En-Yu Yang, Zishen Wan, Yuntian Deng, Vijay Janapa Reddi, Alexander Rush, David Brooks, Gu-Yeon Wei
- $\textbf{30.6} \cdot \text{Q-PIM: A Genetic Algorithm based Flexible DNN Quantization Method and Application to Processing-In-Memory Platform}$

Yun Long, Edward Lee, Daehyun Kim, Saibal Mukhopadhyay

- **31.1** Reuse-Trap: Re-Purposing Cache Reuse Distance to Defend Against Side Channel Leakage Hongyu Fang, Milos Doroslovacki, Guru Venkataramani
- **31.2** Deep Learning Multi-Channel Fusion Attack Against Side-Channel Protected Hardware Benjamin Hettwer, Daniel Fennes, Sebastien Leger, Jan Richter-Brockmann, Stefan Gehrer, Tim Güneysu
- **31.3** Learning From A Big Brother Mimicking Neural Networks in Profiled Side-channel Analysis Daan van der Valk, Marina Krcek, Stjepan Picek, Shivam Bhasin
- **31.4** From Homogeneous to Heterogeneous: Leveraging Deep Learning Based Power Analysis Across Devices Fan Zhang, Bin Shao, Guorui Xu, Bolin Yang, Ziqi Yang, Zhan Qin, Kui Ren

- **33.1** Computational Methods for Biological Exploration *Louis K Scheffer*
- **33.3** Advancements in Model Checking Methods for System Biological Investigations *Bing Liu, Sara Safa*
- **34.1** A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling Wenjie Fu, Leilei Jin, Ming Ling, Yu Zheng, Longxing Shi
- **34.2** GRANNITE: Graph Neural Network Inference for Transferable Power Estimation *Yanging Zhang, Haoxing Ren, Brucek Khailany*
- **34.3** VarSim: A Fast and Accurate Variability and Leakage Aware Thermal Simulator *Hameedah Sultan, Smruti Sarangi*
- **34.4** TYMER: A Yield-Based Performance Model for Timing-Speculation SRAM *Shan Shen, Liang Pang, Tianxiang Shao, Ming Ling, Xiao Shi, Longxing Shi*
- **34.5** Exploiting Zero Data to Reduce Register File and Execution Unit Dynamic Power Consumption in GPGPUs Ahmad Radaideh, Paul Gratz
- **34.6** TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs *Yi-Chen Lu, Sai Surya Kiran Pentapati, Lingjun Zhu, Kambiz Samadi, Sung Kyu Lim*
- **35.1** COEXE: An Efficient Co-Execution Architecture for Real-Time Neural Network Services *Liu Chubo, Kenli Li, Mingcong Song, Jiechen Zhao, Kegin Li, Tao Li, Zihao Zeng*
- **35.2** TSN-Builder: Enabling Rapid Customization of Resource-Efficient Switches for Time-Sensitive Networking *Jinli Yan, Wei Quan, Xiangrui Yang, Wenwen Fu, Yue Jiang, Hui Yang, Zhigang Sun*
- **35.3** Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks Daniel Casini, Paolo Pazzaglia, Alessandro Biondi, Marco Di Natale, Giorgio Buttazzo
- **35.4** Timing-Accurate General-Purpose I/O for Multi- and Many-Core Systems: Scheduling and Hardware Support

Shuai Zhao, Zhe Jiang, Xiaotian Dai, Iain Bate, Ibrahim Habli, Wanli Chang

- **35.5** DPCP-p: A Distributed Locking Protocol for Parallel Real-Time Tasks *Maolin Yang, Zewei Chen, Xu Jiang, Nan Guan, Hang Lei*
- **35.6** On Computing Exact WCRT for DAG Task
 Jinghao Sun, Feng Li, Nan Guan, Wentao Zhu, Minjie Xiang, Zhishan Guo, Wang Yi
- **36.1** WET: Write Efficient Loop Tiling for Non-Volatile Main Memory *Mohammad Alshboul, James Tuck, Yan Solihin*

- **36.2** TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture Xueyan Wang, Jianlei Yang, Yinglin Zhao, Yingjie Qi, Meichen Liu, Xingzhou Cheng, Xiaotao Jia, Xiaoming Chen, Gang Qu, Weisheng ZHAO
- **36.3** Towards State-Aware Computation in ReRAM Neural Networks *Yintao He, Ying Wang, Xiandong Zhao, Huawei Li, Xiaowei Li*
- **36.4** Robust Design of Large Area Flexible Electronics via Compressed Sensing *Leilai Shao, Ting Lei, Tsung-Ching Huang, Zhenan Bao, Tim Cheng*
- **36.5** Verification for Field-Coupled Nanocomputing Circuits

 Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Grosse, Rolf Drechsler
- **36.6** Massively Parallel Approximate Simulation of Quantum Circuits *Igor Markov, Aneega Fatima, Sergei V. Isakov, Sergio Boixo*
- **37.1** WarningNet: A Deep Learning Platform for Early Warning of Task Failures under Input Perturbation for Reliable Autonomous Platforms

 Minah Lee, Burhan Mudassar, Taesik Na, Saibal Mukhopadhyay
- **37.2** Exploring Inherent Sensor Redundancy for Automotive Anomaly Detection *Tianjia He, Lin Zhang, Fanxin Kong, Asif Salekin*
- **37.3** PISCES: Power-Aware Implementation of SLAM by Customizing Efficient Sparse Algebra Bahar Asgari, Ramyad Hadidi, Nima Shoghi Ghalehshahi, Hyesoon Kim
- **37.4** Dadu-CD: Fast and Efficient Processing-in-Memory Accelerator for Collision Detection *Yuxin Yang, Xiaoming Chen, Yinhe Han*
- **37.5** Opportunistic Intermittent Control with Safety Guarantees for Autonomous Systems Chao Huang, Shichao Xu, Zhilu Wang, Shuyue Lan, Wenchao Li, Qi Zhu
- **41.1** GPNPU: Enabling Efficient Hardware-Based Direct Convolution with Multi-Precision Support in GPU Tensor Cores

Zhuoran Song, Jianfei Wang, Tianjian Li, Li Jiang, Jing Ke, Xiaoyao Liang, Naifeng Jing

- **41.2** Tensor Virtualization Technique to Support Efficient Data Reorganization for CNN Accelerators Donghyun Kang, Soonhoi Ha
- **41.3** Balancing Efficiency and Flexibility for DNN Acceleration via Temporal GPU-Systolic Array Integration Cong Guo, Yangjie Zhou, Jingwen Leng, Yuhao Zhu, Zidong Du, Quan Chen, Chao Li, Bin Yao, Minyi Guo
- **41.4** SIEVE: Speculative Inference on the Edge with Versatile Exportation Babak Zamirai, Salar Latifi, Pedram Zamirai, Scott Mahlke
- **42.1** A Novel GPU Overdrive Fault Attack *Majid Sabbagh, Yunsi Fei, David Kaeli*

- **42.2** ROPAD: A Fully Digital Highly Predictive Ring Oscillator Probing Attempt Detector Seyed Hamidreza Moghadas, Michael Pehl
- **42.3** Runtime Trust Evaluation and Hardware Trojan Detection Using On-Chip EM Sensors *Jiaji He, Xiaolong Guo, Haocheng Ma, Yanjiang Liu, Yiqiang Zhao, Yier Jin*
- **42.4** DRAMDig: A Knowledge-Assisted Tool to Uncover DRAM Address Mapping Minghua Wang, Zhi Zhang, Yueqiang Cheng, Surya Nepal
- **44.1** Machine Learning Based Side Channel Attacks and Countermeasures *Dimitrios Serpanos, Shengqi Yang , Marilyn Wolf*
- **44.3** A 0.26% BER, Machine-Learning Resistant 1028 Challenge-Response PUF in 14nm CMOS Featuring Stability-Aware Adversarial Challenge Selection *Vikram Suresh, Raghavan Kumar, Sanu K. Mathew*
- **45.1** Learning Concise Models from Long Execution Traces

 Natasha Yogananda Jeppu, Thomas Melham, Daniel Kroening, John O'Leary
- **45.2** Machine Learning to Set Meta-Heuristic Specific Parameters for High-Level Synthesis Design Space Exploration

Zi Wang, Benjamin Carrion Schaefer

- **45.3** A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores Rafael B. Tonetto, Hiago M. G. de A. Rocha, Gabriel Nazar, Antonio Carlos Schneider Beck
- **45.4** Exploration of Design Space and Runtime Optimization for Affective Computing in Machine Learning Empowered Ultra-Low Power SoC *Yijie Wei, Kofi Otseidu, Jie Gu*
- **46.1** The Best of Both Worlds: Combining CUDA Graph with an Image Processing DSL Bo Qiao, M. Akif Özkan, Jürgen Teich, Frank Hannig
- **46.2** DDOT: Data Driven Online Tuning for Energy Efficient Acceleration *Sotirios Xydis, Eleftherios Christoforidis, Dimitrios Soudris*
- **46.3** Efficient Multi-Grained Wear Leveling for Inodes of Persistent Memory File Systems Chaoshu Yang, Duo Liu, Runyu Zhang, Xianzhang Chen, Shun Nie, Fengshun Wang, Qingfeng Zhuge, Edwin H.-M Sha
- **46.4** ReTriple: Reduction of Redundant Rendering on Android Devices for Performance and Energy Optimizations

 Xianfeng Li, Gengchao Li, Xiaole Cui
- **47.1** CoinPurse: A Device-Assisted File System with Dual Interfaces *Zhe Yang, Youyou Lu, Erci Xu, Jiwu Shu*

- **47.2** LOFFS: A Low-Overhead File System for Large Flash Memory on Embedded Devices Runyu Zhang, Duo Liu, Xianzhang Chen, Xiongxiong She, Chaoshu Yang, Yujuan Tan, Zhaoyan Shen, Zili Shao
- **47.3** Layer RBER Variation Aware Read Performance Optimization for 3D Flash Memories shiqiang nie, Youtao Zhang, weiguo wu, Jun Yang
- **47.4** Access Characteristic Guided Partition for Read Performance Improvement on Solid State Drives *Yina Lv, Liang Shi, Qiao Li, Chun Jason Xue, Edwin Sha*
- **51.1** A Pragmatic Approach to On-Device Incremental Learning System with Selective Weight Updates *Jaekang Shin, Seungkyu Choi, Yeongjae Choi, Lee-Sup Kim*
- **51.2** SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training Pengcheng Dai, Jianlei Yang, Xucheng Ye, Xingzhou Cheng, Junyu Luo, Linghao Song, Yiran Chen, Weisheng ZHAO
- **51.3** Tail: An Automated and Lightweight Gradient Compression Framework for Distributed Deep Learning *Jinrong Guo, Songlin Hu, Wang Wang, Chunrong Yao, Jizhong Han, Ruixuan Li, Yijun Lu*
- **51.4** Convergence-Aware Neural Network Training Hyungjun OH, Yongseung Yu, Giha Ryu, Gunjoo Ahn, Youri Jeong, Yongjun Park, Jiwon Seo
- **52.1** Pythia: Intellectual Property Verification in Zero-Knowledge *Dimitris Mouris, Nektarios Tsoutsos*
- **52.2** LoPher: SAT-Hardened Logic Embedding on Block Ciphers

 Akashdeep Saha, Sayandeep Saha, Siddhartha Chowdhury, Debdeep Mukhopadhyay, Bhargab Bhattacharya
- **52.3** AHEC: End-To-End Compiler Framework for Privacy-Preserving Machine Learning Acceleration *Huili Chen, Rosario Cammarota, Farinaz Koushanfar, Felipe Valencia, Francesco Regazzoni*
- **52.4** Compact Domain-Specific Co-Processor for Accelerating Module Lattice-Based KEM *Jose Maria Bermudo Mera, Furkan Turan, Angshuman Karmakar, Sujoy Sinha Roy, Ingrid Verbauwhede*
- **54.0** Invited Paper: Building End-to-end IoT Applications with QoS Guarantees

 Arne Hamann, David Ginthoer, Dirk Ziegenbein, Selma Saidi, Christian Wietfeld, Anthony Rowe
- **55.1** Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation Dennis Leander Wolf, Christoph Spang, Christian Hochberger
- **55.2** CL(R)Early: An Early-Stage DSE Methodology for Cross-Layer Reliability-Aware Heterogeneous Embedded Systems

Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar

55.3 - A Versatile and Flexible Chiplet-Based System Design for Heterogeneous Manycore Architectures *Hao Zheng, Ke Wang, Ahmed Louri*

- **55.4** Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation *Scott Beamer, David Donofrio*
- **56.1** Hardware-Assisted Service Live Migration in Resource-Limited Edge Computing Systems *Zhe Zhou, Xintong Li, Xiaoyang Wang, Zheng Liang, Guangyu Sun, Guojie Luo*
- **56.2** ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems Bharath Srinivas Prabakaran, Vojtech Mrazek, Zdenek Vasicek, Lukas Sekanina, Muhammad Shafique
- **56.3** PEMACx: A Probabilistic Error Analysis Methodology for Adders with Cascaded Approximate Units *Muhammad Abdullah Hanif, Rehan Hafiz, Osman Hasan, Muhammad Shafique*
- **56.4** AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices *Marina Neseem, Jon Nelson, Sherief Reda*
- **57.1** A Robust Exponential Integrator Method for Generic Nonlinear Circuit Simulation *Quan Chen*
- **57.2** Adjoint Transient Sensitivity Analysis for Objective Functions Associated to Many Time Points Wenfei Hu, Zuochang Ye, Yan Wang
- **57.3** MLParest: Machine Learning Based Parasitic Estimation for Custom Circuit Design Brett Shook, Prateek Bhansali, Chandramouli Kashyap, Chirayu Amin, Siddhartha Joshi
- **57.4** ParaGraph: Layout Parasitics and Device Parameter Prediction Using Graph Neural Networks *Haoxing Ren, George Kokai, Walker Turner, Ting Ku*
- **58.1** An Efficient EPIST Algorithm for Global Placement with Non-Integer Multiple-Height Cells *Jianli Chen, Zhipeng Huang, Ye Huang, Wenxing Zhu, Jun Yu, Yao-Wen Chang*
- **58.2** Hamiltonian Path Based Mixed-Cell-Height Legalization for Neighbor Diffusion Effect Mitigation *Jianli Chen, Ziran Zhu, Qinghai Liu, Yimin Zhang, Wenxing Zhu, Yao-Wen Chang*
- **58.3** TDP-ADMM: A Timing Driven Placement Approach for Superconductive Electronic Circuits Using Alternating Direction Method of Multipliers

 Soheil Nazar Shahsavani, Massoud Pedram
- **58.4** CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model *Jinwei Liu, Chak-Wa Pui, Fangzhou Wang, Evangeline Young*
- **62.1** HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation *Hanchen Ye, Xiaofan Zhang, Zhize Huang, Gengsheng Chen, Deming Chen*
- **62.2** EDD: Efficient Differentiable DNN Architecture and Implementation Co-Search for Embedded AI Solutions Yuhong Li, Cong Hao, Xiaofan Zhang, Xinheng Liu, Yao Chen, Jinjun Xiong, Wen-mei Hwu, Deming Chen

- **62.3** SCA: A Secure CNN Accelerator for Both Training and Inference *Lei Zhao, Youtao Zhang, Jun Yang*
- **62.4** Monitoring the Health of Emerging Neural Network Accelerators with Cost-Effective Concurrent Test *Qi Liu, Tao Liu, Zihao Liu, Wujie Wen, Chengmo Yang*
- **62.5** A History-Based Auto-Tuning Framework for Fast and High-Performance DNN Design on GPU *Jiandong Mu, Mengdi Wang, Lanbo Li, Jun Yang, Wei Lin, Wei Zhang*
- **62.6** DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks

Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique

62.6 - DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks

Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique

- **63.1** Wafer Map Defect Patterns Classification Using Deep Selective Learning Mohamed Baker Alawieh, Duane Boning, David Z. Pan
- **63.2** HITTSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filtering Latch for Safety-Critical Applications

Aibin Yan, Xiangfeng Feng, Xiaohu Zhao, Hang Zhou, Jie Cui, Zuobin Ying, Patrick Girard, Xiaoqing Wen

63.3 - Exploring a Bayesian Optimization Framework Compatible with Digital Standard Flow for Soft-Error-Tolerant Circuit

Yan Li, Xiaoyoung Zeng, Zhengqi Gao, Liyu Lin, Jun Tao, Jun Han, Xu Cheng, Mehdi Tahoori, Xiaoyang Zeng

- **63.4** DVFS-Based Scrubbing Scheduling for Reliability Maximization on Parallel Tasks in SRAM-based FPGAs Rui Li, Heng Yu, Weixiong Jiang, Yajun Ha
- **63.5** PAIR: Pin-Aligned In-DRAM ECC Architecture Using Expandability of Reed-Solomon Code Sangmok Jeong, SeungYup Kang, Joon-Sung Yang
- **63.6** Tier-Scrubbing: An Adaptive and Tiered Disk Scrubbing Scheme with Improved MTTD and Reduced Cost *Ji Zhang, Yuanzhang Wang, Yangtao Wang, Ke Zhou, Schelter Sebastian, Ping Huang, Bin Cheng, Yongguang Ji*
- **65.2** Software Defined Accelerators from Learning Tools Environment

 Antonino Tumeo, Vito Giovanni Castellana, Marco Minutoli, Joseph Manzano, Vinay Amatya, David Brooks, GuYeon Wei
- **65.3** Creating an Agile Hardware Design Flow Clark Barrett, Kayvon Fatahalian, Pat Hanrahan, Mark Horowitz, Priyanka Raina

- **65.4** Chipyard: An Integrated SoC Research and Implementation Environment John Wright, Colin Schmidt, Paul Rigge, Harrison Liew, Daniel Grubb, David Biancolin, Albert Magyar, Nathan Pemberton, Albert Ou, Howard Mao, Jerry Zhao, Abraham Gonzalez, Sagar Karandikar, Alon Amid, Jonathan Bachrach, Borivoje Nikolic, Krste Asanovic
- **66.1** Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling *Srikant Bharadwaj, Jieming Yin, Brad Beckmann, Tushar Krishna*
- **66.2** CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology Liang Wang, Leibo Liu, Xiaohang Wang, Jie Han, Chenchen Deng, Shaojun Wei
- **66.3** ZENCO: Zero-bytes based ENCOding for Non-Volatile Buffers in On-Chip Interconnects *Khushboo Rani, Hemangee Kapoor*
- **66.4** Topological Structure and Physical Layout Codesign for Wavelength-Routed Optical Networks-on-Chip *Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang*
- **66.5** Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers

Yuyang Wang, Jared Hulme, Peng Sun, Mudit Jain, M. Ashkan Seyedi, Marco Fiorentino, Raymond G. Beausoleil, Kwang-Ting Cheng

- **67.1** R2D3: A Reliability Engine for 3D Parallel Systems *Javad Bagherzadeh, Aporva Amarnath, Jielun Tan, Subhankar Pal, Ronald Dreslinski*
- **67.2** Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation Marcelo Brandalero, Bernardo Neuhaus Lignati, Antonio Carlos Schneider Beck, Muhammad Shafique, Michael Hübner
- **67.3** TAEM: On-Chip Transfer-Aware Effective Loop Mapping for CGRAs Mingyang Kou, Jiangyuan Gu, Shaojun Wei, Hailong Yao, Shouyi Yin
- **67.4** Remote Atomic Extension (RAE) for Scalable High Performance Computing Xi Wang, Brody Williams, John D. Leidel, Alan Ehret, Michel Kinsy, Yong Chen
- **67.5** ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor Andreas Kurth, Samuel Riedel, Florian Zaruba, Torsten Hoefler, Luca Benini
- **67.6** BPU: A Blockchain Processing Unit for Accelerated Smart Contract Execution *Tao Lu, Lu Peng*
- **68.1** PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly Shaahin Angizi, Naima Ahmed Fahmi, Wei Zhang, Deliang Fan
- **68.2** RedCache: Reduced DRAM Caching *Payman Behnam, Mahdi Bojnordi*

- **68.3** Learning to Predict IR Drop with Effective Training for ReRAM-Based Neural Network Hardware Sugil Lee, Giju Jung, Jongeun Lee, Mohammed Fouda, Ahmed Eltawil, Fadi Kurdahi
- **68.4** Centaur: Hybrid Processing in On/Off-Chip Memory Architecture for Graph Analytics Abraham Addisie, Valeria Bertacco
- **68.5** CryptoPIM: In-Memory Acceleration for RLWE Lattice-Based Cryptography Hamid Nejatollahi, Saransh Gupta, Mohsen Imani, Rosario Cammarota, Tajana Rosing, Nikil Dutt
- **68.6** CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM Husrev Cilasun, Salonik Resch, Zamshed Chowdhury, Erin Olson, Masoud Zabihi, Zhengyang Zhao, Thomas Peterson, Jian-Ping Wang, Sachin Sapatnekar, Ulya Karpuzcu
- **69.1** A Two-Way SRAM Array Based Accelerator for Deep Neural Network On-Chip Training Hongwu Jiang, Shanshi Huang, Xiaochen Peng, Jian-Wei Su, Yen-Chi Chou, Wei-Hsing Huang, Ta-Wei Liu, Ruhui Liu, Meng-Fan Chang, Shimeng Yu
- **69.2** Bit-Parallel Vector Composability for Neural Acceleration Soroush Ghodrati, Hardik Sharma, Cliff Young, Nam Sung Kim, Hadi Esmaeilzadeh
- **69.3** Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
 Lei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon, Liangzhen Lai, Tushar Krishna, Vikas Chandra, Weiwen Jiang, Yiyu
- **69.4** Hardware Acceleration of Graph Neural Networks *Adam Auten, Matthew Tomei, Rakesh Kumar*

Shi

- **69.5** FlexReduce: Flexible All-Reduce for Distributed Deep Learning on Asymmetric Network Topology *Jinho Lee, Inseok Hwang, Soham Shah, Minsik Cho*
- **69.6** Non-Uniform DNN Structured Subnets Sampling for Dynamic Inference *li yang, Zhezhi He, Yu Cao, Deliang Fan*
- **73.1** An Efficient Deep Learning Accelerator for Compressed Video Analysis Yongchen Wang, Ying Wang, Huawei Li, Yinhe Han, Xiaowei Li
- **73.2** Prediction Confidence based Low Complexity Gradient Computation for Accelerating DNN Training Dongyeob Shin, Geonho Kim, Joongho Jo, Jongsun Park
- **73.3** STC: Significance-Aware Transform-Based Codec Framework for External Memory Access Reduction Feng Xiong, Fengbin Tu, Man Shi, Yang Wang, Leibo Liu, Shaojun Wei, Shouyi Yin
- **73.4** O-2A: Low Overhead DNN Compression with Outlier-Aware Approximation *Nguyen Dong Ho, Minh Son Le, Ik Joon Chang*

- **74.1** Hawkware: Network Intrusion Detection Based on Behavior Analysis with ANNs on an IoT Device Sunwoo Ahn, Hayoon Yi, Younghan Lee, Whoi Ree Ha, Giyeol Kim, Yunheung Paek
- **74.2** Hardware-Assisted Intellectual Property Protection of Deep Learning Models Abhishek Chakraborty, Ankit Mondal, Ankur Srivastava
- **74.3** Defending Bit-Flip Attack through DNN Weight Reconstruction

 Jingtao Li, Adnan Siraj Rakin, Yan Xiong, Liangliang Chang, Zhezhi He, Deliang Fan, Chaitali Chakrabarti
- **74.4** Prive-HD: Privacy-Preserved Hyperdimensional Computing Behnam Khaleghi, Mohsen Imani, Tajana Rosing
- **76.1** Autonomous Warehouse-Scale Computers
 Sundar Dev, David Lo, Liqun Cheng, Parthasarathy Ranganathan
- **76.2** Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs Raid Z Ayoub, Michael Kishinevsky, Sumit Mandal, Umit Ogras, Janardhan Rao Doppa, Partha Pande
- **76.3** Scenario-Based Soft Real-Time Hybrid Application Mapping for MPSoCs *Jan Spieck, Stefan Wildermann, Jürgen Teich*
- **77.1** Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems *Tung-Wei Lin, Wei-Chen Tai, Yu-Cheng Lin, Iris Hui-Ru Jiang*
- **77.2** A Provably Good Wavelength-Division-Multiplexing-Aware Clustering Algorithm for On-Chip Optical Routing *Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang*
- **77.3** Via-Based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures *Hsiang-Ting Wen, Yu-Jie Cai, Yang Hsu, Yao-Wen Chang*
- **77.4** The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing Andrew B. Kahna, Lutong Wang, Banagi Xu
- **78.1** AXI HyperConnect: A Predictable, Hypervisor-level AXI Interconnect for Hardware Accelerators in FPGA SoC *Francesco Restuccia, Alessandro Biondi, Mauro Marinoni, Giorgiomaria Cicero, Giorgio Buttazzo*
- **78.2** FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs *Qingcheng Xiao, Ligiang Lu, Jiaming Xie, Yun Liang*
- **78.3** Exploiting Computation Reuse for Stencil Accelerators *Yuze Chi, Jason Cong*
- **78.4** Towards Memory-Efficient Streaming Processing with Counter-Cascading Sketching on FPGA Minjin Tang, mei wen, Junzhong Shen, Xiaolei Zhao, Chunyuan Zhang
- **79.1** Don't-Care-Based Node Minimization for Threshold Logic Networks *Yung-Chih Chen, Hao-Ju Chang, Li-Cheng Zheng*

- **79.2** ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set Chang Meng, Weikang Qian, Alan Mishchenko
- **79.3** Probabilistic Error Propagation Through Approximated Boolean Networks *Jorge Echavarria, Stefan Wildermann, Oliver Keszocze, Jürgen Teich*
- **79.4** Multiplicative Complexity of Autosymmetric Functions: Theory and Applications to Security *Anna Bernasconi, Stelvio Cimato, Valentina Ciriani, Maria Chiara Molteni*
- **80.1** Lattice: An ADC/DAC-less ReRAM-Based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks *Qilin Zheng, Zishun Feng, Bonan Yan, Zongwei Wang, Yimao Cai, Ru Huang, Yiran Chen, Chia-Lin Yang, Hai Li*
- **80.2** PCNN: Pattern-Based Fine-Grained Regular Pruning Towards Optimizing CNN Accelerators Zhanhong Tan, Jiebo Song, Xiaolong Ma, Sia-Huat Tan, Hongyang Chen, Yuanqing Miao, Yifu Wu, Shaokai Ye, Yanzhi Wang, Dehui Li, Kaisheng Ma
- **80.3** Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator *Mohamed Abdelfattah, Lukasz Dudziak, Thomas Chau, Royson Lee, Hyeji Kim, Nicholas Lane*
- **80.4** Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels Dongup Kwon, Suyeon Hur, Hamin Jang, Eriko Nurvitadhi, Jangwoo Kim
- **81.1** On Countermeasures Against the Thermal Covert Channel Attacks Targeting Many-Core Systems Hengli Huang, Xiaohang Wang, Yingtao Jiang, Amit Singh, Mei Yang, Letian Huang
- **81.2** Romeo: Conversion and Evaluation of HDL Designs in the Encrypted Domain *Charles Gouert, Nektarios Tsoutsos*
- **81.3** Impeccable Circuits II *Aein Rezaei Shahmirzadi, Shahram Rasoolzadeh, Amir Moradi*
- **81.4** On the Security of Strong Memristor-Based Physically Unclonable Functions *Shaza Zeitouni, Emmanuel Stapf, Hossein Fereidooni, Ahmad-Reza Sadeghi*
- **83.1** In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview Kaushik Roy, Indranil Chakraborty, Mustafa Fayez Ahmed Ali, Amogh Agrawal, Aayush Ankit
- **84.1** Deep Learning-Driven Simultaneous Layout Decomposition and Mask Optimization Wei Zhong, Shuxiang Hu, Yuzhe Ma, Haoyu Yang, Xiuyuan Ma, Bei Yu
- **84.2** Adaptive Layout Decomposition with Graph Embedding Neural Networks Wei Li, Jialu Xia, Yuzhe Ma, Jialu Li, Yibo Lin, Bei Yu

- **84.3** GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
- Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, Song Han
- **84.4** An Efficient and Robust Yield Optimization Method for High-Dimensional SRAM Circuits Xiaodong Wang, Tianchen Gu, Changhao Yan, Xiulong Wu, Fan Yang, Sheng-Guo Wang, Dian Zhou, Xuan Zeng
- **85.1** PETNet: Polycount and Energy Trade-Off Deep Networks for Producing 3D Objects from Images *Nitthilan Kannappan Jayakodi, Jana Doppa, Partha Pratim Pande*
- **85.2** SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures *Navid Khoshavi, Arman Roohi, Connor Broyles, Saman Sargolzaei, Yu Bi, David Z. Pan*
- **85.3** INCA: INterruptible CNN Accelerator for Multi-Tasking in Embedded Robots Jincheng Yu, Zhilin Xu, Shulin Zeng, Chao Yu, Jiantao Qiu, Chaoyang Shen, Yuanfan Xu, Guohao Dai, Yu Wang, Huazhong Yang
- **85.4** How to Cut Out Expired Data with Nearly Zero Overhead for Solid-State Drives Wei-Lin Wang, Tseng-Yi Chen, Yuan-Hao Chang, Hsin-Wen Wei, Wei-Kuan Shih
- **86.1** Just Like the Real Thing: Fast Weak Simulation of Quantum Computation Stefan Hillmich, Igor Markov, Robert Wille
- **86.2** CODAR : A Contextual Duration-Aware Qubit Mapping for Various NISQ Devices Haowei Deng, Yu Zhang, Quanxi Li
- **86.3** The Power of Simulation for Equivalence Checking in Quantum Computing *Lukas Burgholzer, Robert Wille*
- **86.4** An Efficient Circuit Compilation Flow for Quantum Approximate Optimization Algorithm *Mahabubul Alam, Abdullah Ash- Saki, Swaroop Ghosh*
- **87.1** Dynamic Information Flow Tracking for Embedded Binaries Using SystemC-Based Virtual Prototypes *Pascal Pieper, Vladimir Herdt, Daniel Grosse, Rolf Drechsler*
- **87.2** UEFI Firmware Fuzzing with Simics Virtual Platform *Zhenkun Yang, Yuriy Viktorov, Jin Yang, Jiewen Yao, vincent zimmer*
- **87.3** A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-Of-Order Processors Mohammad Rahmani Fadiheh, Johannes Müller, Raik Brinkmann, Subhasish Mitra, Dominik Stoffel, Wolfgang Kunz
- **87.4** Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side *Vladimir Herdt, Daniel Grosse, Rolf Drechsler*
- **88.1** Extending the RISC-V ISA for Efficient RNN-Based 5G Radio Resource Management *Renzo Andri, Tomas Henriksson, Luca Benini*

- **88.2** Taming Unstructured Sparsity on GPUs via Latency-Aware Optimization *Maohua Zhu, Yuan Xie*
- **88.3** FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability Runbin Shi, Yuhao Ding, Xuechao Wei, He Li, Hang Liu, Hayden So, Caiwen Ding
- **88.4** 3D CNN Acceleration on FPGA using Hardware-Aware Pruning Mengshu Sun, Pu Zhao, Mehmet Gungor, Miriam Leeser, Massoud Pedram, Xue Lin
- **88.5** STANNIS: Low-Power Acceleration of DNN Training Using Computational Storage Devices Ali HeydariGorji, Mahdi Torabzadehkashi, Siavash Rezaei, Hossein Bobarshad, Vladimir Alves, Pai H. Chou
- **88.6** ReSiPE: ReRAM-Based Single-Spiking Processing-In-Memory Engine *Ziru Li, Bonan Yan, Hai Li*
- **89.1** BrezeFlow: Unified Debugger for Android CPU Power Governors and Schedulers on Edge Devices Alexander Hoffman, Anuj Pathania, Philipp Kindt, Samarjit Chakraborty, Tulika Mitra
- **89.2** EANeM: Energy-Aware Network Stack Management for Mobile Devices Chungseop Lee, Keonhyuk Lee, Mingoo Kang, Hyukjun Lee
- **89.3** ICS Protocol Fuzzing: Coverage Guided Packet Crack and Generation Zhengxiong Luo, Feilong Zuo, Yuheng Shen, Xun Jiao, Wanli Chang, Yu Jiang
- **89.4** Camouflage: Hardware-Assisted CFI for the ARM Linux Kernel *Remi Denis-Courmont, Hans Liljestrand, Carlos Chinea, Jan-Erik Ekberg*
- **91.3** Vehicular and Edge Computing for Emerging Connected and Autonomous Vehicle Applications Sujit Dey, Jishen Zhao, Sabur Baidya, Yujen Ku, Hengyu Zhao
- **92.1** TEVoT: Timing Error Modeling of Functional Units under Dynamic Voltage and Temperature Variations *Xun Jiao, Dongning Ma, Wanli Chang, Yu Jiang*
- **92.2** Statistical Timing Analysis considering Multiple-Input Switching

 Debjit Sinha, Vasant Rao, Chaitanya Peddawad, Michael Wood, Jeffrey Hemmett, Suriya Skariah, Patrick Williams
- **92.3** An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints Guannan Guo, Tsung-Wei Huang, Chun-Xun Lin, Martin Wong
- **92.4** Fast and Accurate Wire Timing Estimation on Tree and Non-Tree Net Structures *Hsien-Han Cheng, Iris Hui-Ru Jiang, Oscar Ou*
- **92.5** Latch Clustering for Timing-Power Co-Optimization Chau-Chin Huang, Gustavo Tellez, Gi-Joon Nam, Yao-Wen Chang

- **92.6** Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis Mingjie Liu, Keren Zhu, Xiyuan Tang, Biying Xu, Wei Shi, Nan Sun, David Z. Pan
- **93.1** NACU: A Non-Linear Arithmetic Unit for Neural Networks *Guido Baccelli, Dimitrios Stathis, Ahmed Hemani, Maurizio Martina*
- **93.2** Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading *Jeckson Dellagostin Souza, Madhavan Manivannan, Miquel Pericas, Antonio Carlos Schneider Beck*
- **93.3** A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems *Ardhi Wiratama Baskara Yudha, Reza Pulungan, Henry Hoffmann, Yan Solihin*
- **93.4** Navigator: Dynamic Multi-Kernel Scheduling to Improve GPU Performance *Jiho Kim, John Kim, Yongjun Park*
- **94.1** Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory *Tsun-Yu Yang, Ming-Chang Yang, Jiawei Li, Wang Kang*
- **94.2** Reducing DRAM Access Latency via Helper Rows Xin Xin, Youtao Zhang, Jun Yang
- **94.3** Improving the Concurrency Performance of Persistent Memory Transactions on Multicores *Qing Wang, Youyou Lu, Zhongjie Wu, Fan Yang, Jiwu Shu*
- **94.4** Reducing Bit Writes in Non-Volatile Main Memory by Similarity-Aware Compression *Zhangyu Chen, Yu Hua, Pengfei Zuo, Yuanyuan Sun, Yuncheng Guo*
- **94.5** PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions *Yuhao Zhang, Zhiping Jia, Yungang Pan, Hongchao Du, Zhaoyan Shen, Mengying Zhao, Zili Shao*
- **94.6** KFR: Optimal Cache Management with K-Framed Reclamation for Drive-Managed SMR Disks *Chenlin MA, Yi Wang, Zhaoyan Shen, Zili Shao*
- **95.1** PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory Architecture Chaoqun Chu, Yanzhi Wang, Yilong Zhao, Xiaolong Ma, Shaokai Ye, Yunyan Hong, Yinhe Han, Li Jiang
- **95.2** Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation

 Xizi Chen, Jingyang Zhu, Jingbo Jiang, Chi-Ying Tsui
- **95.3** Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks Alberto Marchisio, Beatrice Bussolino, Alessio Colucci, Maurizio Martina, Guido Masera, Muhammad Shafique
- **95.4** Intermittent Inference with Nonuniformly Compressed Multi-Exit Neural Network for Energy Harvesting Powered Devices

Yawen Wu, Zhepeng Wang, Zhenge Jia, Yiyu Shi, Jingtong Hu

95.5 - High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks

Jingyu Wang, Songming Yu, Jinshan Yue, Zhe Yuan, Zhuqing Yuan, Huazhong Yang, Xueqing Li, Yongpan Liu

- **95.6** BPNet: Branch-pruned Conditional Neural Network for Systematic Time-accuracy Tradeoff *Kyungchul Park, Chanyoung Oh, Youngmin Yi*
- **100.1** Late Breaking Results: Reinforcement Learning-based Power Management Policy for Mobile Device Systems

Eunji Kwon, Sodam Han, Yoonho Park, Young Hwan Kim, Seokhyeong Kang

- **100.2** Late Breaking Results: MEMTONIC: A Neuromorphic Accelerator for Energy-efficient Recurrent Learning *Dharanidhar Dang, Sahar Taheri, Bill Lin, Debashis Sahoo*
- **100.3** Late Breaking Results: LDFSM: A Low-Cost Bit-Stream Generator for Low-Discrepancy Stochastic Computing

Sina Asadi, M. Hassan Najafi

- **100.4** Late Breaking Results: An Analytical Timing-Driven Placer for Heterogeneous FPGAs *Zhifeng Lin, Yanyue Xie, Gang Qian, Sifei Wang, Jun Yu, Jianli Chen*
- **100.5** Late Breaking Results: Design Dependent Mega Cell Methodology for Area and Power Optimization *Chien-Pang Lu, Iris Hui-Ru Jiang, Chih-Wen Yang*
- **100.6** Late Breaking Results: A Neural Network that Routes ICs *Dmitry Utyamishev, Inna Partin-Vaisband*
- **100.7** Late Breaking Results: Can You Hear Me? Towards Ultra Low-Cost Hearing Screening Nils Heitmann, Philipp H. Kindt, Samarjit Chakraborty
- **100.8** Late Breaking Results: Enabling Containerized Computing and Orchestration of ROS-based Robotic SW Applications on Cloud-Server-Edge Architectures

Stefano Aldegheri, Nicola Bombieri, Franco Fummi, Simone Girardi, Riccardo Muradore, Nicola Piccinelli

100.9 - Late Breaking Results: Pole-aware Analog Placement Considering Monotonic Current Flow and Crossing-Wire Minimization

Abhishek Patyal, Hung-Ming Chen, Mark Po-Hung Lin

- **100.10** Late Breaking Results: Building an On-Chip Deep Learning Memory Hierarchy Brick by Brick Isak Edo Vivancos, Sayeh Sharify, Milos Nikolic, Ciaran Bannon, Mostafa Mahmoud, Alberto Delmas Lascorz, Andreas Moshovos
- **100.11** Late Breaking Results: Automatic Adaptive MOM Capacitor Cell Generation for Analog and Mixed-Signal Layout Design

Tzu-Wei Wang, Po-Chang Wu, Mark Po-Hung Lin

100.12 - Late Breaking Results: FRIENDS - Finding Related Interesting Events via Neighbor Detection *Raviv Gal, Alexander Ivrii, Haim Kermany, Ziv Nevo, Avi Ziv*

100.13 - Late Breaking Results: Automated Hardware Generation of CNN Models on FPGAs Danielle Tchuinkou Kwadjo, Christophe Bobda