HARDWARE-DEPENDENT SOFTWARE PRINCIPLES AND PRACTICE

Edited by WOLFGANG ECKER Infineon Technologies AG, Germany

WOLFGANG MÜLLER Paderborn University, Paderborn, Germany

RAINER DÖMER University of California, Irvine, U.S.A.

Kluwer Academic Publishers Boston/Dordrecht/London

As the editors spend considerable time for the preparation of this book, they would like to thank their families for their support.

Wolfgang Ecker dedicates this book to his wife Monika and children Johannes, Stephanie, and Matthias.

Wolfgang Müller dedicates this book to his wife Barbara and children Philipp, Maximilian, and Tabea.

Rainer Dömer dedicates this book to his wife Julia and children Sophie, Klara, and Simon.

Contents

Preface	ix
Chapter 1	
Hardware-dependent Software – Introduction and Overview	1
Wolfgang Ecker, Wolfgang Müller and Rainer Dömer	
1.1. Increasing Complexity	2
1.2. Hardware-dependent Software	6
1.3. Chapter Overview	10
References	13
Chapter 2	
Basic Concepts of Real Time Operating Systems	15
Franz Rammig, Michael Ditze, Peter Janacik, Tales Heimfarth, Simon Oberthuer and Katharina Stahl	Timo Kerstan,
2.1. Introduction	16
2.2. Characteristics of Real-Time Tasks	17
2.3. Real-Time Scheduling	20
2.4. Operating System Designs	25
2.5. RTOS for Safety Critical Systems	31
2.6. Multi-Core Architectures	34
2.7. Operating Systems for Wireless Sensor Networks	37
2.8. Real-Time Requirements of Multimedia Application	40
2.9. Conclusions	42
References	45
Chapter 3	
UEFI: From Reset Vector to Operating System	47
Vincent Zimmer, Michael Rothman and Robert Hale	
3.1. Introduction	48
3.2. The Ever Growing Ever Changing BIOS	48
3.3. Time for a Change	51
3.4. UEFI and Standardization of BIOS	52
3.5. Framework, Foundation, and Platform Initialization	59
References	66

vi	HARDWARE-DEPENDENT SOFTWA	ARE
Chapter 4		
Hardware A	Abstraction Layer – Introduction and Overview	67
	povici and Ahmed Jerraya	
	troduction	68
4.2. So	oftware Stack	70
4.3. Ha	ardware Abstraction Layer	74
	tisting Commercial HAL	78
4.5. Ov	verview of the Software Design and Validation Flow	80
	AL Execution and Simulation Using Software Development Platforms	83
4.7. Ex	periments	87
4.8. Co	onclusions	90
Reference	ces	93
Chapter 5		
-	terface – Implementation and Modeling	97
	Ecker, Volkan Esen, Thomas Steininger and Michael Velten	<i>)</i>
000	troduction	98
	eading and Writing Data Words	99
5.2. Re 5.3. Bit		106
		115
	6	123
		129
		133
		137
		139
	1	143
	· ·	150
Reference	ces	151
Chapter 6		
-	Development for Evolving Digital Communication Technologies	153
	nen and Michael Joost	
v		154
0		155
	•	157
	<u> </u>	163
		167
6.6. Su		172
Reference	<i>y</i>	173

Contents	vii
Chapter 7	
Generation and Use of an ASIP Software Tool Chain	175
Sterling Augustine, Marc Gauthier, Steve Leibson, Peter Maclies Grant Martin, Dror Maydan, Nenad Nedeljkovic and Bob Wilson	sh, n
7.1. Introduction	176
7.2. Range of Processor Configurability	177
7.3. Models for Generating Software Development Tools	178
7.4. Evolution of Tool-Development Approaches	181
7.5. The C/C++ Compiler	185
7.6. The Assembler	188
7.7. The Linker	190
7.8. The Loader	192
7.9. The Disassembler	193
7.10. The Debugger	193
7.11. Other Software-Development Tools	194
7.12. Operating Systems and Other System Software	194
7.13. The Instruction Set Simulator (ISS)	195
7.14. System Simulation	198
7.15. The IDE (Integrated Development Environment)	199
7.16. Conclusions and Futures	203
References	204
Chapter 8	
High-Level Development, Modeling and Automatic Generation Hardware-Dependent Software	of 205
Gunar Schirner, Rainer Dömer and Andreas Gerstlauer	
8.1. Introduction	206
8.2. Software-enabled System Design Flow	210
8.3. Software Generation Overview	212
8.4. Hardware-dependent Software Generation	213
8.5. Experimental Results	225
8.6. Conclusions	231
References	232
Chapter 9	
Accurate RTOS Modeling and Analysis with SystemC	235
Henning Zabel, Wolfgang Müller and Andreas Gerstlauer	
9.1. Introduction	236
9.2. SystemC RTOS Model	242
9.3. Related Approaches	254
9.4. Applications	256
9.5. Conclusions	260
References	261

viii	HARDWARE-DEPENDENT SOFT	WARE
Chapter 10		
Verification of AUTOSAR Software by Syste	emC-Based Virtual Prototyping	263
Matthias Krause, Oliver Bringmann and We	olfgang Rosenstiel	
10.1. Introduction		264
10.2. Concepts of AUTOSAR		266
10.3. Different System Views on Distrib	uted Embedded Systems	271
10.4. Applying SystemC for AUTOSAR	Software Verification	275
10.5. Integration of Timing Behavior into	o Virtual Prototypes	285
10.6. Application Example		288
10.7. Conclusions		292
References		294
Index		297

Preface

Hardware-dependent Software (HdS) plays a key role in desktop computers and servers for many years. Recently, the relevance of HdS in the domains of embedded systems and Systems-on-Chip (SoCs) has significantly increased, mainly due to its flexibility, the possibility of late change, and the quick adaptability.

Modern SoCs, on a single die integrated embedded systems, often contain multiple programmable cores, including general purpose processors, digital signal processors (DSPs), and/or application specific instruction set processors (ASIPs) requiring a large amount of low level software. Mobile phones and automotive control systems meanwhile come with complex boot loaders and include multiple communication protocol stacks of considerable size. Here and in many other application areas, the number and complexity of standards that need to be supported have steadily grown. For mobile phones, for instance, the set of currently expected standards includes GSM, GPRS, EDGE, UMTS, Bluetooth, TCP/IP, and IrDA, to only name a few.

In this context, HdS has become a crucial factor in embedded system design since it allows to accommodate and adapt late changes in the hardware platform as well as in the application software. Thus, even last minute changes can be quickly performed. On the other hand, changes in the HdS are often hard to track and can have a complex impact on the system with a potential for total system failure. HdS also critically influences the system performance and power management. Consequently, HdS must be carefully designed and maintained.

In contrast to its importance in the area of electronic systems design, the role of HdS is most often underestimated. Considering todays literature, we can only find very few introductory and application-oriented text books. To overcome this gap, we have brought together experts from different HdS areas in this book. By providing a comprehensive overview of general HdS principles, tools, and applications, we feel that this book provides adequate insight into the current technology and upcoming developments in the domain of HdS. The reader will find a text book with self-contained introductions to the principles of Real-Time Operating Systems (RTOS), the emerging BIOS successor UEFI,

and the Hardware Abstraction Layer (HAL). Further chapters cover industrial applications, verification, and tool environments.

This book would not have been possible without the help and contributions of many people. First of all, we would like to thank Mark de Jongh and Cindy Zitter from Springer Verlag who supported us throughout the publication process. We also thank the contributing authors for their great cooperation through the entire process. For the review of individual chapters and valuable comments and suggestions, we acknowledge the help of Stephen A. Edwards (Columbia University), Petru Eles (Linköpings Universitet), Andreas Gerstlauer (University of Texas, Austin), Grant Martin (Tensilica Inc.), and Graziano Pravadelli (Universita di Verona). Finally, we thank Christof Poth who provided us with the sparkling picture for our book cover.

Wolfgang Ecker Infineon Technologies AG, Munich, Germany

Wolfgang Müller Paderborn University, Paderborn, Germany

> Rainer Dömer University of California, Irvine, USA

Index

Abstract canonical RTOS model, 243	writable, 108
Abstract RTOS library, 243	Block I/O, 55
Abstract RTOS model, 281	Block-lockable flash, 66
Access methods, 159	Board Support Package (BSP), 78
ACPI, 62	Boot Device Selection (BDS), 65
AcpiNvs, 63	Boot
Addressing	firmware, 10
byte, 117	manager, 65
half-word, 117	order, 56
word, 117	ROM, 48
Address translation, 108	Bus bridge, 115
Algorithmic performance, 157	Bus Functional Model (BFM), 159, 238
Annotated segments, 240	Bus interface model, 160
Application binary interface, 26	Cache-As-RAM (CAR), 61
Application layer, 70	Call Admission Control (CAC), 41
Application software, 8-10, 31, 77, 81, 135, 268	CAN, 260
Architectural Protocol (AP), 64	Canonical RTOS model, 240
ARINC 653, 31	Capsules, 62
ARM, 62	Chip
ARTOS, 243	capacity, 4
ASIC, 2	complexity, 4
ASIP, 3, 12, 68, 175	COCOMO, 5
ATA, 49	Code generation, 81, 153, 212-213, 266, 270
Atomic blocks, 240	Code instrumentation, 286
AUTOSAR, 12, 256, 260, 264	Commercial HAL, 78
Base address, 101	Communicating processes, 273
Basic block level, 240	Communication, 268
Basic Software (BSW), 266	protocol stack, 10
Basic task, 283	refinement, 279
Best Case Execution Time (BCET), 287	Communication software component, 73
BIOS, 10, 48-49, 51	Compatibility Support Module (CSM), 59
BIOS Boot Specification (BBS), 65	Complex device drivers, 269
Bit field, 106	Complexity, 2–3
access control, 112	Component-based design, 6
C, 107	Computation refinement, 279
external access, 126	Configuration, 7, 271
internal access, 126	Context switch, 26, 72, 74, 76, 78, 205, 242–243,
offset, 126	249
readable, 107	Cooperative multitasking, 242
readable/writable, 111	Critical section, 20
shadow variable, 109	Cycle Accurate (CA), 237, 260
specification, 123	Cycle Callable (CC), 274
structured approach, 115	Deadline, 17, 258
width, 126	Debugging, 83, 163, 236
	-

D. I	C1
Delta-cycle, 242	file system, 62
Dependency Expression (DEPEX), 63–64	Flexibility, 7
Dereferencing operator, 108	FlexRay, 260, 288
Development time, 5	FLIX, 186, 189, 191
Device driver, 10, 75	Formal specification, 164
Digital signal processor (DSP), 2, 68, 79, 87, 90,	Fuel injection control, 258
177, 222, 238	Globally Unique Identifier (GUID), 52, 64
DO-178B, 31	Golden reference, 160
DRAM, 50	GPRS, 155
Driver Execution Environment (DXE), 60	GSM, 155, 225
DXE	HAL APIs, 79
architectural protocols, 64	Hall sensors, 258
core, 62 IPL, 63	Hand-Off-Block (HOB), 62–63
modules, 62	Hardware Abstraction Layer (HAL), 10, 12, 64, 67,
Dynamic timing simulation, 287	73–74, 194 Hardware
Earliest Deadline First (EDF), 23–24, 241	architecture, 78
Economics, 5	design gap, 4
ECU	drivers, 71
abstraction, 268	platform, 9
configuration, 270	Hardware-firmware split, 158
software architecture, 269	Hardware-in-the-Loop (HIL), 256
EDA, 8	Hardware-software
EDA tools, 12	interface, 12, 86
EDGE, 155	simulation, 84
EFI Developer Kit (EDK), 53	split, 156
Electronic Control Unit (ECU), 2, 227, 256–257,	HdS
264	architecture, 9
Electronic design automation, 8	layer, 9, 70–71
Electronic System Level (ESL), 210	topics, 11
Embedded software, 4	Heterogeneous architectures, 68
Embedded software design, 5	Hierarchical bus, 115
Embedded system, 3	High Speed Downlink Packet Access (HSDPA),
Endianness, 118	155
adopt, 119	Human Interface Infrastructure (HII), 52
big, 119	HW/SW interface
little, 119	memory mapped, 99
middle, 119	register mapped, 100
Engine management system, 258	special instructions, 100
Event-based kernel, 37	IA-32, 62
Event-driven simulation, 160	IEC 61508, 31
Evolution of mobile standards, 155	Instruction set architecture, 30
Executes-in-place (XIP), 61	Instruction set simulation, 236
Execution model, 85	Instruction set simulator, 83, 162
Execution time line, 242	Instrumentation, 286
Extended task, 283	Integrated Development Environment (IDE), 3,
Extensible Firmware Interface (EFI), 47, 51	175, 199, 256
External communication, 214	Intellectual Property (IP), 4
Fabrication technology, 7	Internal communication, 214
FAT, 56	Inter Process Communication (IPC), 29, 35, 238
FAT12, 56	Interrupt-based Multi-tasking, 221
FAT16, 56	Interrupt-based synchronization, 217
FAT32, 56	Interrupt handler, 25, 73, 217–219, 224
Files, 62	Interrupt handling, 236
Firmware, 3, 8, 11, 238	Interruptible time specification, 247
costs, 8	Interrupt request (IRQ), 26, 75–77, 139, 236
development, 12, 153	Interrupt Service Routine (ISR), 236, 251

INDEX 299

7/0 11 70	D. III. 1 1 1 2 2 016
I/O controller driver, 59	Polling-based synchronization, 216
I/O operations, 73	PORTOS, 254
ISCSI, 52	POSIX, 240, 255
ISR scheduler, 248	Power Management, 38
Itanium, 62, 66	Power On Self Test (POST), 10, 48
IUT, 168	PPort, 267
Joint Source Channel Coding, 42	Pre-EFI Initialization (PEI), 60, 62
Kernel design, 25	Preemptive scheduling, 72
KLoC, 5	Preemptive thread multitasking kernels, 38
Latency, 229	Priority-based scheduler, 249
Layered organization, 70	Processor core, 71, 87, 183, 243
•	
Link level simulation, 158	Processor utilization factor, 22
Logical Block Addresses (LBA), 56	Process technology, 7
Logic analyzers, 236	Productivity, 4, 6
LTE, 155	crash, 6
Machine Check Architecture (MCA), 66	gap, 4
Marshalling, 215	Programmers View (PV), 273
Meta model, 140	Project planning, 8
Microcontroller abstraction, 268	Pseudo-parallel, 242
Micro Control Unit (MCU), 3	Quality of Service (QoS), 40–42
Microelectronics, 2	Rate monotonic priority assignment, 21
Microkernel, 28	Rate monotonic scheduling, 21, 241
Middleware, 10	Real mode, 50
MIMO, 155	Real-Time Operating System (RTOS), 16, 31, 220,
Model-in-the-Loop (MIL), 256	235, 283
Monolithic kernels, 27	Real-Time scheduling, 21, 72
Moore's law, 2, 4	Reconfiguration, 8
	Reduced Instruction Set Computer (RISC), 3, 183
Motion JPEG decoder, 87	* * * * * * * * * * * * * * * * * * * *
MPSoC design flow, 69	Register access
μ -Itron, 240, 254	class-based, 103
Multimedia application, 40	C struct, 104
Multiprocessing, 71	function-based, 101
Multiprocessor architectures, 34	functions, 131
Multi-processor system-on-a-chip (MPSoC), 255	macro-based, 103
Multi-rate system, 21	object-based, 101
Nested interrupts, 249	structured approach, 115
Network bandwidth, 3	Register
Nielson's law, 3	addressable unit, 125
Non-maskable interrupts (NMI), 249	auto-shadow, 120
Non-volatile random access memory (NVRAM), 55	bit field structure, 129
Operating System, 9–10, 72, 268	block transfer, 121
Orthogonalization, 156	file model, 159
OS boot loader, 51	indexing bit fields, 121
OS loader, 55	mirror size, 125
PCI, 49	offset, 125
PCIe, 49	specification, 123
PE/COFF, 64	types, 166
PEI Modules (PEIM), 62	width, 125
PEIM-to-PEIM Interface (PPI), 63	Regression, 163
PERFidiX, 255	Regression testing, 167
Performance evaluation, 258	Response time, 258
Periodic task, 18–21, 42, 251–252	Response time analysis, 23, 236
Peripheral Component Interconnect (PCI), 64	Reuse, 7
PI boot, 60	Round-Robin scheduling, 241, 249
Platform-based design, 8	RPort, 267
Platform Initialization (PI), 59	RTL, 160
Platform Management Interrupt (PMI), 66	RTOS
· · · · · · · · · · · · · · · · · · ·	

HARDWARE-DEPENDENT SOFTWARE

Abstraction Layer (RAL), 220	Specification model, 210
API, 254	Speedups, 238
context, 243	Staff months, 5
models, 239	Static timing analysis, 236, 287
simulation, 12, 235	Stimuli generators, 169
state model, 244	Stream-Driven simulation, 157
Runnable Entities (RE), 267	Synchronization, 73, 216, 243
Run Time Environment (RTE), 266	interrupt, 138
Safety-critical systems, 31	polling, 138
Scalability, 5	System Abstraction Layer (SAL), 66
SCAS, 254	SystemC, 160, 198, 208, 235, 263
Schedulability, 22	RTOS library, 235
Scheduler Synchronization, 246	simulation, 242
Scheduling, 21–24, 72, 241, 243	threads, 242
Scheduling decisions, 72	wait statements, 242, 246
SCSI, 49	System design gap, 5
Sections, 62	SystemDesk (dSPACE), 256
Security phase (SEC), 60	System level
Segments, 245	design, 208
Semaphore, 20, 73, 217, 249	design language, 208, 239
Sequentialization, 243	modeling, 157
Services, 268	System Management BIOS (SMBIOS), 64
SIF, 6, 123	System Management Bus (SMBUS), 50
driver functions, 6, 133	System Management Mode (SMM), 66
interrupt interface, 124	System Management RAM (SMRAM), 66
RX interface, 124	System-on-Chip (SoC), 3
RX state machine, 124	System Table (SST), 66
TX interface, 124	Target binary, 224
TX state machine, 124	TargetLink (dSPACE), 256
Simulation, 85, 241, 276	Task concurrency management, 35
Simulation kernel, 242	Task Control Block (TCB), 243
Simulation speed trade-offs, 237	Task level, 238
Simulation time, 245	Template engine, 142
Single source, 157	Test bench, 163, 167
SMRAM, 66	TIE, 177
Software	Time-annotated software segments, 240
complexity, 3–4	Time annotation, 259
component, 267	Timed segments, 242
component template, 266	Time line, 242
database, 224	Time specification, 246
design, 3, 7	Time-Triggered Protocol (TTP), 36
design cost, 5	Timing behavior, 285
design flow, 80	Trace, 170
design gap, 5	Trace box, 236
design productivity, 3, 5	Tracing hardware, 236
development, 5	Transaction accurate architecture, 86
development platforms, 83	Transaction level, 160
dominance, 7	Transaction Level Modeling (TLM), 144, 198, 208,
generation, 12, 81, 207, 212	212, 238, 255
portability, 77	Transformation, 284
reuse, 69	UEFI
stack, 9, 70–71	drivers, 56
stack composition, 81	protocols, 54
synthesis, 207	UMTS, 155
validation, 82	Unified Extensible Firmware Interface (UEFI), 47,
Software-in-the-Loop (SIL), 256	52
SpecC, 208, 254	USB, 49

INDEX 301

Validation flow, 80 Virtual Functional Bus (VFB), 266 Virtual machines, 29 Virtual memory, 25 Virtual prototype, 84, 157, 162 Virtual prototyping, 265

VLIW, 177, 186 Volatile, 101 Volumes, 62 Wireless Sensor Network (WSN), 37 Worst Case Execution Time (WCET), 236, 287 Worst Case Response Time (WCRT), 236 WSNOS architecture, 38 X64, 62 X86, 60 XIP, 61, 63

XML, 159, 163, 257