

**Universal Scalable Firmware** 

**SPEAKER** 

Vincent Zimmer

## Agenda

- Universal Scalable Firmware Overview
- Operation System Interface
- Universal Payload
- Platform Orchestration Layer (POL)
- Scalable Intel® Firmware Support Package (sFSP)
- YAML Format Boot Configuration



## Universal Scalable Firmware (USF)

- Simplify & scale firmware development from edge to cloud across all layers of the firmware stack
  - Silicon → IP Firmware → system-on-chip (SoC)
    Abstraction Layer → Platform Orchestration
    Layer → OS payloads interface
- Modular flexible architecture enables developers and technology partners to accelerate the integration of new silicon and platform technologies





**OS** Payload Interfaces

**Universal Payload API** 

Platform Orchestration Layer (POL)

Scalable Firmware Support Package (sFSP) API

SOC Abstraction Layer(SAL)

**IP API** 

IP Firmware Interface

**HW API** 

**HW Interface** 







OS I/F Layer





Universal Payload API



Platform Capabilities (e.g., RAS, Seamless Update, etc.




Common Libraries for Bootloaders

**Platform** Security

YAML UPD configuration


#### SoC/sFSP API



Intel® scalable Firmware Support Package (sFSP)


Platform Code

Hardware



- POL Orchestrates boot from Reset vector to Payload launch.
- Invokes USF API to perform Si Init based on Boot milestones
- SAL Provides SoC/Platform level stitching (e.g Memory Map etc).
- Exposes APIs for POL
- FW IP Modules Initialize SoC Independent IP building blocks
- Binds to the HW IP and moves with the HW IP

SUUKLE



**OS API** 


## **Universal Payload**


#### Bootloader

- Platform initialization including memory, silicon, GPIO, ACPI, etc.
- coreboot, Slim Bootloader (SBL), Uboot

### Payload

- Boot media initialization, file system, OS boot, etc.
- EDK II UEFI Payload, LinuxBoot, Uboot







## Goal 1: Platform Independent




Fig1. Before Change

Fig2. After Change



Universal payload is platform independent

## Goal 2: Bootloader independent




Fig1. Current status






Fig2. Expected goal



Universal payload is bootloader independent

# Universal Payload Image Format Sections

- Universal Payload Information Section
  - Have section name defined as ".upld\_info"
  - Have section aligned at 4-byte boundary within the ELF image.
  - Contain UNIVERSAL\_PAYLOAD\_INFO structure in its section

Format is using ELF (Executable and Linkable Format)

- Universal Payload Information Section
- Universal Payload Loaded Image Section
- 3. Optional universal payload extra image sections with unique section name ".upld.\*"



## Universal Payload Entry Point

The prototype of payload entry point

```
typedef
void
(*PAYLOAD_ENTRY) (
    EFI_HOB_HANDOFF_INFO_TABLE *HobList
);
```

The Hand Off-Block (HOB) is passed to the payload entry



## Universal Payload hand-off

### <u> Payload Hand-Off State</u>

- Memory and silicon initialized
- PCl enumeration complete
- Stack
- Interrupt
- Registers
- Page table

• ...

### Payload Hand-Off Block List

HOBs in the hoblist

- ○ACPI Table HOB
- **OSMBIOS Table HOB**
- Device Tree HOB
- Resource Descriptor HOB
- oGraphics Information HOB
- Serial Information HOB
- ○Cpu Information HOB
- Would add more HOBs for advanced features.



## Hand-Off Block (HOB) List

Required HOB Type	Usage
Phase Handoff Information Table (PHIT) HOB	This HOB is required.
One or more Resource Descriptor HOB(s) describing physical system memory	The DXE Foundation will use this physical system memory for DXE.
Boot-strap processor (BSP) Stack HOB	The DXE Foundation needs to know the current stack location so that it can move it if necessary, based upon its desired memory address map. This HOB will be of type EfiConventionalMemory
One or more Resource Descriptor HOB(s) describing firmware devices	The DXE Foundation will place this into the GCD.
One or more Firmware Volume HOB(s)	The DXE Foundation needs this information to begin loading other drivers in the platform.
A Memory Allocation Module HOB	This HOB tells the DXE Foundation where it is when allocating memory into the initial system address map.



# Universal Payload Info Structure

```
typedef struct {
 UINT32
            Identifier;
 UINT32
            HeaderLength;
 UINT16
          SpecRevision;
 UINT8
            Reserved[2];
            Revision;
 UINT32
 UINT32
            Attribute;
 UINT32
            Capability;
            ProducerId[16];
 CHAR8
            ImageId[16];
 CHAR8
 UNIVERSAL_PAYLOAD_INFO_HEADER;
```

Byte Offset	Size in Bytes	Field	Description
0	4	Identifier	'PLDH' Identifier for the universal payload info.
4	4	HeaderLength	Length of the structure in bytes.
8	2	SpecRevision	Indicates compliance with a revision of this specification in the BCD format. 7:0-Minor Version 15:8-Major Version For revision v0.75 the value will be 0x0075.
12	4	Revision	Revision of the Payload binary. Major.Minor .Revision.Build The ImageRevision can be decoded as follows: 7:0 - Build Number 15:8 - Revision 23:16 - Minor Version 31:24 - Major Version
16	4	Attribute	Bit-field attribute indicator of the payload image. BIT 0: Build Type. 0: Release Build 1: Debug Build
20	4	Capability	Bit-field capability indicator that the payload image can support. BIT 0: Support SMM rebase
24	16	ProducerId	A null-terminated OEM-supplied string that identifies the payload producer.
40	16	Imageld	A null-terminated ASCII string that identifies the payload name.

# Payload Execution Environment Intel® 64 and IA-32 Architectures

- Executes on Bootstrap Processor (BSP)
- 32bit protected or 64bit longmode
- Registers
  - HOBS Pointer in Registers:
    - ESP+4 for 32bit
    - RCX for 64bit
  - EFLAGS Direction Flag clear
  - Floating Point Control = 0x027F
  - MMX control word = 0x1f80
    - All exceptions masked
  - CRO.EM is clear CRO.TS is clear

SOURCE,

Interrupts disabled

Page Table

Selectors set to flat

32bit may have paging mode

64bit Paging mode enabled

All memory space is identity mapped

Stack – 4KB for payload

Payload may use its own stack


Application Processors (AP)— in halt state

## Are payloads new?

- From 2015 page 56, 139
   <a href="https://link.springer.com/book/10.1007/978-1-4842-0070-4">https://link.springer.com/book/10.1007/978-1-4842-0070-4</a>
- From OSFC 2020 https://cfp.osfc.io/osfc2020/talk/VUNDSC/
- From coreboot practice 1999+

### The Philosophy of coreboot

coreboot is built on the belief that users and vendors deserve an open, fast, customizable, and purpose-built firmware for silicon and mainboard initialization. coreboot is designed to do critical hardware initialization before passing control to a payload.



CHAPTER 6 III INTEL FSP AND UEFI INTEGRATION

# Platform Orchestration Layer (POL)

### **Design Principles**

Providing vendor specific features and mainboard specific initialization



Configuration to/from sFSP


Portability

 Between different opensource platforms, EDK II, coreboot, U-Boot, Etc.



Determinism /Simplicity

 Abstract SOC initialization & have simple boot flow



### POL Boot Flow Stages w/ Bootloaders







#### Early Initialization


- coreboot romstage
- EDKII SEC/PEI
- Slim bootloader stage 1

## Late Initialization

- coreboot ramstage
- EDKII DXE
- Slim bootloader stage 2

Runtime


- OEM SMM
- ACPI



POL High Level Architecture

## UEFI – PI & EDK II Boot Flow – Intel® FSP Williamocore





# UEFI – PI & EDK II Data Flow w/ Universal\*tionocore



**Payload** 

**Universal Payload** UEFI: UefiPayload.bin

Payload interface: HOB

**EDK II Bootloader** 

**UEFI** Payload specific interface:

Protocol

**DXE Platform Payload** e.g., LateSilicon, Platform Code

Vendor specific interface:

- Variable (Volatile, Non-Volatile)
- HOB
- Dynamic PCD
- · Scratch Registers
- ...

Universal Payload, EFI Platform Payload and EDK II Bootloader

EDKII Bootloader passes SOC and platform information through HOBs to UEFI Universal Payload.

UEFI Universal Payload interacts with EDKII UEFI Platform Payload through Protocols.

EDKII Bootloader can use any mechanism to pass information to EDKII UEFI Platform Payload since both are owned by the platform vendor.






Core (essential, stripped-down firmware) boot (to boot the platform)



- Idea: Perform basic hardware initialization before passing control to a payload\*\* that boots the OS\*\*\*
- Principles:




\*\*Payload: Depth charge, Linux Boot, Tiano Core, SeaBios .... Almost all payload are compatible with coreboot

### coreboot boot flow using Intel® FSP v2.3



- coreboot owns reset vector
- coreboot contains the real mode reset vector handler cod
- Optionally coreboot can call FSP-T for CAR setup and create stack
- coreboot to fill in required UPDs before calling FSP-M for memory
- On exit of FSP-M, coreboot to tear down CAR and do the required Silicon programming including filling up UPDs for FSP-S before calling FSP-S to initialize Chipset
- If supported by the FSP and the bootloader enables multi-phase silicon initialization by setting FSPS\_ARCH\_UPD.EnableMultiPhaseSiliconInit to a nonzero value:
- On exit of FSP-S, coreboot to perform PCI enumeration and resource allocation.
- Bootloader calls the FspMultiPhaseSilnit() API with the EnumMultiPhaseGetNumberOfPhases parameter to discover the number of silicon initialization phases supported by the bootloader.
- Bootloader must call the FspMultiPhaseSilnit() API with the EnumMultiPhaseExecutePhas parameter n times, where n is the number of phases returned previously. Bootloader may perform board specific code in between each phase as needed.
- The number of phases, what is done during each phase, and anything the pootloademmay need to do in between phases shall be describes in the integration of the contraction of the contra
- coreboot calls NotifyPhase at proper stages before handing over to payload.



Coreboot

**FSP** 

## Slim bootloader Boot Stages





- Stage 1A
  - Reset Vector stage starts with assembly code
  - Basic initialization including setting up temporary memory, debug output
- Stage 1B
  - Memory initialization stage
  - Loads configuration data

#### Stage 2

Post Memory stage
Silicon initialization
ACPI, PCI Enumeration, etc
OsLoader / FWU Payload
OS boot logic

Media drivers



# Universal Payloads & Bootloader Payload Interfaces



#### UEFI / EDK II Payload

- Provides UEFI Architectural Protocols
- •Uses UEFI HOB
- •POC: https://github.com/universalscalablefirmware/edk2/tree/universal\_payload



#### Slim Bootloader OS Loader

- •Supports Linux Boot Protocol, ELF, PE and Multi-Boot
- •uses UEFI HOB
- •POC: https://github.com/universalscalablefirmware/slimbootloader/tree/universal\_payload



#### Linux Payload

- Like UEFI DXE with Linux kernel https://www.linuxboot.org
- •POC: https://github.com/universalscalablefirmware/linuxpayload

Universal payload specification is open sourced as part of main USF specification

https://github.com/universalscalab lefirmware/documentation

Specification HTML version

https://universalscalablefirmware.github.io/documentation/

#### **Tools**

https://github.com/universalsc alablefirmware/tools




#### coreboot

- •coreboot Tables comparable to ACPI RSDT or MP Tables
- Similar to UEFI HOB
- •POC: https://github.com/universalscalablefirmware/coreboot/tree/universal\_payload

## Platform Orchestration Layer (POL) – Modern Language

 Modern Language – RUST-based firmware as either a payload or the platform layer implementation




RUST architecture is based upon <a href="https://github.com/jyao1/rust-firmware">https://github.com/jyao1/rust-firmware</a>

The RUST API for FSP wrapper is at https://github.com/jyao1/rust-firmware/tree/master/rust-fsp-wrapper



## Scalable FSP



Since the Platform Orchestration Layer POL uses Intel® FSP as its SOC abstraction, scalable FSP is an evolution of the Intel® FSP



## What is a Firmware Support Package

- Intel® Firmware Support Package (Intel® FSP) includes:
  - A binary file
  - An integration guide
  - A rebasing tool
  - An IDE configuration tool / Boot Setting File (BSF) USF can use YAML
- Provide silicon initialization code:
  - Initializes processor core, chipset as explained in BIOS Writers' Guide
  - Is relocatable in ROM
  - Can be configured for platform customization
- Boot loader agnostic and can be easily integrated with many options:
  - Open source boot loaders: UEFI -EDK II, coreboot, U-boot, etc.
  - RTOS
  - Others



# Firmware Support Package components

- CPU, memory controller, and chipset initialization functions as a binary package
- Provides silicon initialization ingredients
- Plugs into existing firmware frameworks
- Integration guide, includes API documentation
- Intel FSP is currently available for the many Intel hardware-producing divisions
- See: <u>About Intel FSP</u> (Intel® FSP 2.3 July 2021)
- White Paper Example: <u>Open Braswell Design and Porting Guide</u>




Intel® Firmware Support Package (Intel®

FSP)

The Intel ® FSP provides processor & chipset initialization in a format that can easily be incorporated into many existing boot loader frameworks.

- Responsible for most SOC setup
  - Memory, CPU, PCH, GPU, ME, etc
- Configuration via UPD
  - Turned into "Policy" settings for reference code
- Specification evolved from version 1.0 to latest 2.0
- FSP v2.0 has provided with 3 Entry Points
- FSP 2.1 since Aug 2018
  - Incremental improvement over FSP2.0 specification
  - Reduced Temporary RAM usage after using same Bootloader Stack
  - Introduction of Dispatch Mode
- Intel® FSP 2.2 (May 2020)
  - Incremental improvement over ISP2.1 specification

PENAdded multi-phase silicon initialization to increase the modularity of the FspSiliconInit() API.




ME

## Intel® FSP V2.3 Binary Component View

Firmware Volume Layout of the Intel FSP Binary

- FSP-T: Temporary RAM initialization phase
  - TempRamInit()
- FSP-MMemory initialization phase
  - FspMemoryInit()
  - TempRamExit()
- FSP-S: Silicon initialization phase
  - FspSiliconInit()
  - NotifyPhase()
  - FspMultiPhaseSiInit()



Intel® FSP 2.Next or FSP 3.0




## Intel® FSP Binary Structure

FSP\_INFO\_HEADER

FSP INFO Header is the first Firmware File within each of the FSP Component's FV


Firmware Volume (FV)






## Intel® FSP V2.3 Boot Flow


Using Intel® FSP w/ EDK II: PDF



## **Boot Flow with UEFI & Intel® FSP**




# Starting with Intel FSP 2.1 Dispatch Mode Boot Flow



## Intel FSP Dispatch Mode Interface

- Optional boot flow intended to enable Intel FSP to integrate well in to UEFI bootloader implementations.
- Conforms to UEFI & PI Specifications
- The FSP-T, FSP-M, and FSP-S are containers that expose firmware volumes (FVs) directly to the bootloader.
- UPD Mechanism to pass Config data is not needed
- SOURCE SOURCE



## Intel® FSP Producer

- Examples of binary instances on <a href="http://www.intel.com/fsp">http://www.intel.com/fsp</a>
   with integration guides
  - This includes hardware initialization code that is EDK II based PEI Modules (PEIM's)
- Modules are encapsulated as a UEFI PI firmware volume w/ extra header
- Configure w/Vital Product Data (VPD)-style Platform Configuration Data (PCD) externalized from the modules
- Resultant output state reported via UEFI Platform Initialization (PI) Hand Off Block (HOB)


Intel® Firmware Support Package (Intel® FSP) External Architecture Specification (EAS) v2.3

Resource: \textstyle=\



## https://github.com/UniversalScalableFirmware/fspsdk

• From <a href="https://2018.osfc.io/talks/keynote.html">https://2018.osfc.io/talks/keynote.html</a>





## FSP Authentication

- Intel Firmware Support Package (<u>FSP</u>)
   A binary to perform silicon initialization.

  - · Released by Intel.
  - · Can be intégrated into OEM BIOS.
- Question
  - Is the FSP binary in OEM BIOS from Intel?
    Is it the latest FSP binary with known bug

# Reference Integrity Manifest

#### **Base RIM (SWID Tag)**

· Analandala Fan Din

Name: AmberLakeFspBin

**version**: 3.7.6

tagID: CC92BA16-8450-4C4B-8EFA-F34D5299D5E0

Link: href: http://...

**Role**: softwareCreator tagCreator

**BindingSpec**: PC Client RIM **BindingSpecVersion**: 1.2

SupportRIMFormat: TCG\_EventLog\_Assertion /

SupportRIMURL: http://...

...

**DigitalSignature**: XXXXXXXX

#### **Support RIM**

\_\_\_\_\_

EV\_EFI\_PLATFORM\_FIRMWARE\_BLOB2:

Description: FSPT

Base: 0x00000000FFED0000 Length: 0x0000000000130000

Digest: AAAAAAA

EV\_EFI\_PLATFORM\_FIRMWARE\_BLOB2:

Description: FSPM

Base: 0x00000000FFDF0000 Length: 0x0000000000066000

Digest: BBBBBBBB

EV\_EFI\_PLATFORM\_FIRMWARE\_BLOB2:

Description: FSPS

Base: 0x00000000FFD90000 Length: 0x000000000002E000

Digest: CCCCCCC



Intel FSP RIM

\* Source: Intel FSP 2.x Measurement and Attestation, https://cdrdv2.intel.com/v1/dl/getContent/644001

## Boot time measurement

TPM / EventLog



Intel FSP

#### \* Reference:

https://github.com/tianocore/edk2/blob/master/ IntelFsp2WrapperPkg/Include/Library/FspMea surementLib.h

#### **TCG Event Log**

========

TCG\_Sp800\_155\_PlatformId\_Event2:

Manufactureld: <OEM\_ID>

ManufactureStr: <OEM>

TCG\_Sp800\_155\_PlatformId\_Event2:

Manufactureld: 343 ManufactureStr: Intel

RimGuid: CC92BA16-8450-4C4B-8EFA-F34D5299D5E0

EV\_EFI\_PLATFORM\_FIRMWARE\_BLOB2:

Description: FSPT

Base: 0x00000000FFED0000 Length: 0x000000000130000

Digest: AAAAAAA

EV\_EFI\_PLATFORM\_FIRMWARE\_BLOB2:

Description: FSPM

Base: 0x00000000FFDF0000 Length: 0x0000000000066000

Digest: BBBBBBBB

EV\_EFI\_PLATFORM\_FIRMWARE\_BLOB2:


Description: FSPS

Base: 0x00000000FFD90000 Length: 0x000000000002E000

Digest: CCCCCCC

# Configuration

YAML Format Boot Configuration





# Configuration flow today

- For FSP configuration
- BIOS build process generates FSP collaterals, such as FD and header files.
- Bootloader engineers consume these collaterals.
  - For BIOS setup menu configuration
- BIOS build process generates HII related files (UNI/HFR/VFR/HPK/I)
- No UI to render BIOS configurations without booting platform.

# Opportunity

- DSC, DEC, VFR, UNI, HFR, BSF, PCD -> YAML to enable single data source, compared to many places to change for configuration
- Streamline configuration process across UEFI and bootloaders.
- Open-source Config Editor tool support, compared to closed source tool such as BCT.



## What's YAML

- Human-readable data-serialization language
- List of key/value pairs. Superset of JSON.
- 19 years of history, widely adopted. Many tools/libraries available.
- Slim bootloader currently using YAML as single configuration source

## Comparison between BSF and YAML

```
🔚 Server.bsf 🗵
                                                                                     Server.yaml 
611 Page "SoC"
                                                                                       968
                                                                                                      value
                                                                                                                   : >
612
         Combo $qEagleStreamFspPkqTokenSpaceGuid BifurcationPcie0, "PCIe
                                                                                       969
                                                                                                      help
                                                                                                                     Configure PCI Express controller 1 bifurcation
         Controller 0 Bifurcation",
                                                                                       970
                                                                                       971
                                                                                                      length
                                                                                                                   : 0x01
         &gEagleStreamFspPkgTokenSpaceGuid BifurcationPcie0,
                                                                                       972
                                                                                                       option
                                                                                                                   : 0:X2X2X2X2, 1:X2X2X4, 2:X4X2X2, 3:X4X4, 4:X8
             Help "Configure PCI Express controller 0 bifurcation."
613
                                                                                       973
                                                                                                   - ActiveCoreCount :
         Combo $qEaqleStreamFspPkqTokenSpaceGuid BifurcationPciel, "PCIe
614
                                                                                       974
                                                                                                                   : Combo
                                                                                                       type
         Controller 1 Bifurcation",
                                                                                       975
                                                                                                                   : Active Core Count
                                                                                                      name
         &gEagleStreamFspPkgTokenSpaceGuid BifurcationPciel,
                                                                                       976
                                                                                                      value
             Help "Configure PCI Express controller 1 bifurcation."
615
                                                                                       977
                                                                                                      help
         Combo $qEaqleStreamFspPkqTokenSpaceGuid ActiveCoreCount, "Active
616
                                                                                       978
                                                                                                                     Select # of Active Cores (Default- 0, 0:ALL,
         Core Count", &qEaqleStreamFspPkqTokenSpaceGuid ActiveCoreCount,
                                                                                                                     1...15 = 1...15 Cores)
617
             Help "Select # of Active Cores (Default: 0, 0:ALL, 1..15 =
                                                                                       979
                                                                                                      length
                                                                                                                   : 0x01
             1..15 Cores)"
                                                                                                                   : 0:ALL, 1:1, 2:2, 3:3, 4:4, 5:5, 6:6, 7:7, 8:8,
                                                                                       980
                                                                                                      option
         Combo $qEaqleStreamFspPkqTokenSpaceGuid EnablePcie0, "PCIe
618
                                                                                                      9:9, 10:10, 11:11, 12:12, 13:13, 14:14, 15:15
         Controller 0", &EN DIS,
                                                                                                   - ChuMicrocodePatchBase :
```


# Config Editor


- Features support:
- Read FSP binary information
- Allow patching any BIOS/IFWI image containing FSP UPDs
- Read YAML config format while BSF backward compatible
- Bit format FSP support instead of bytes
- Modifying BSF parameters and export loadable delta files
- FSP 1.x and 2.x format backward compatible
- Search function



AmberLakeFspBinP	Update Readme.md for Coffee Lake Refresh	5 months ago
ApolloLakeFspBinP	Apollo Lake MR9 FSP.	6 months ago
BraswellFspBinPkg	Convert Braswell BSF file to CR/LF format	7 months ago
CoffeeLakeFspBinP	Update Readme.md for Coffee Lake Refresh	5 months ago
CometLakeFspBinP	Comet Lake FSP 9.3.7B.20	2 months ago
DenvertonNSFspBi	Update DenvertonNSFsp.bsf	2 years ago
ElkhartLakeFspBinP	Elkhart Lake PR1 FSP	2 months ago
lceLakeFspBinPkg	Ice Lake FSP 8.0.52.40	2 years ago
KabylakeFspBinPkg	Kaby Lake FSP 3.7.6	2 years ago
SkylakeFspBinPkg	Reorganize the FSP repo to have all FSPs i	3 years ago
TigerLakeFspBinPkg	Tiger Lake FSP A.0.51.31	2 months ago
Tools	Update SplitFspBin.py to latest from edk2	5 months ago
FSP_License.pdf	Add files via upload	3 years ago
README.md	Update README.md	12 days ago

### **Firmware**








# Steps to run config editor

- Clone Intel FSP at <a href="https://github.com/intel/FSP">https://github.com/intel/FSP</a>
- Clone edk2 code at <a href="https://github.com/tianocore/edk2">https://github.com/tianocore/edk2</a>
- ConfigEditor is located at IntelFsp2Pkg/Tools/ConfigEditor
- Run "python ConfigEditor.py"




# Industry USF spec key capabilities



SOC I/F – HAL
64-bit HAL
SMM and ACPI
Authentication
Unified configuration
HAL @ reset vector
HAL for PreSi Val


https://github.com/universalscalablefirmware/fspsdk



#### Platform I/F - POL

- Simplified ACPI
- Common Libs for bootloaders including Rust safe language
- Standard binary configuration mechanism (YAML)
- Attestation/ authentication/ update/ measurement

https://github.com/tianocore/edk2/tree/master/IntelFsp2Pkg/Tools/ConfigEditer



#### OS I/F - Payload

- Universal API for different payloads (i.e. UEFI, LinuxBoot)
- Support various bootloaders (tianocore, coreboot, slim boot)
- Embedded hypervisor (e.g. <u>ACRN</u>)

https://github.com/universalscalablefirmware

## More information

- USF site <a href="https://github.com/universalscalablefirmware">https://github.com/universalscalablefirmware</a>
- USF Specification <u>https://universalscalablefirmware.github.io/documentation/</u>
- FSP <a href="https://www.intel.com/fsp">https://www.intel.com/fsp</a>



## Learn more about system firmware development\*

\*Soon to be available at <a href="https://apress.com">https://apress.com</a> and other leading e-commerce websites for purchase






## **System Firmware**

An Essential Guide to Open Source and Embedded Solutions

Subrata Banik Vincent Zimmer



# Firmware Development

A Guide to Specialized Systemic Knowledge

Subrata Banik Vincent Zimmer

apress<sup>o</sup>

