Lab 4 Report

ECE 124 Group 9 Section 201

Chengfeng Deng Tasviq Hossain

VHDL Design for LogicalStep_Lab4_top

```
⊟-- Chengfeng Deng, Tasviq Hossain
     -- Group 9 Section 201
 3
      LIBRARY ieee;
       USE ieee.std_logic_1164.ALL;
      USE ieee.numeric_std.ALL;
     □ENTITY LogicalStep_Lab4_top IS
10
           ċΊk
11
                           : in std_logic;
                           : in std_logic_vector(3 downto 0);
12
           pb_n
                         : in std_logic_vector(7 downto 0);
: out std_logic_vector(7 downto 0);
13
14
15
16
           xreg, yreg : out std_logic_vector(3 downto 0);-- (for SIMULATION only)
xPOS, yPOS : out std_logic_vector(3 downto 0);-- (for SIMULATION only)
17
18
19
20
21
           seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment display (for LogicalStep only)
seg7_char1 : out std_logic; -- seg7 digit1 selector (for LogicalStep only)
                                                                          -- seg7 digit1 selector (for LogicalStep only)
-- seg7 digit2 selector (for LogicalStep only)
22
           seg7_char2 : out std_logic
23
24
25
26
27
28
       END LogicalStep_Lab4_top;
     □ARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
29
      -- Provided Project Components Used for sevensegment output and clk sources --
30
31
32
     □COMPONENT Clock_Source port (SIM_FLAG: in boolean; clk_input: in std_logic; clock_out: out std_logic);
33
      END COMPONENT;
34
35
     incomponent SevenSegment
36
     | port
□ (
37
               hex : in std_logic_vector(3 downto 0);    -- The 4 bit data to be displayed
sevenseg : out std_logic_vector(6 downto 0)    -- 7-bit outputs to a 7-segment
38
39
40
41
      end component SevenSegment;
42
43
44
45
46
47
     □component segment7_mux
     port
                           : in std_logic := '0';
: in std_logic_vector(6 downto 0);
               DIN2
                           : in std_logic_vector(6 downto 0);
    : out std_logic_vector(6 downto 0);
48
               DIN1
49
               DOUT
```

```
DIG2
                                  : out std_logic;
51
                                  : out std_logic
                DIG1
52
53
54
55
        end component segment7_mux;
56
57
               Add Other Components here
58
59
     icomponent Bidir_shift_reg is port
60
61
     CLK : in std_logic := '0';

RESET : in std_logic := '0';

CLK_EN : in std_logic := '0';

LEFTO_RIGHT1 : in std_logic := '0';
62
63
64
65
66
                     REG_BITS
                                     : out std_logic_vector(3 downto 0)
67
68
        end component;
69
70
71
72
73
74
     □component U_D_Bin_Counter4bit is port
     CLK : in std_logic := '0';

RESET : in std_logic := '0';

CLK_EN : in std_logic := '0';

UP1_DOWNO : in std_logic := '0';
75
76
77
78
                     COUNTER_BITS : out std_logic_vector(3 downto 0)
           );
       end component:
79
80
     □component Compx4 is port
81
82
                          : in std_logic_vector(3 downto 0);
: in std_logic_vector(3 downto 0);
83
84
                     AGTB, AEQB, ALTB : out std_logic
85
86
        end component;
87
88
      in incomponent Extender is port
89
     ⊟
           (
                CLK : in std_logic;
Reset : in std_logic;
Extender_en : in std_logic;
Extender : in std_logic;
ext_pos : in std_logic_vector(3 downto 0);
clk_en : out std_logic;
90
91
92
93
94
95
96
97
                  extender_out: out std_logic;
98
                  grappler_en : out std_logic
```

```
100
       END component;
101
     ⊟component Grappler is port
102
103
104
                           : in std_logic;
               CLK
105
               Reset
                           : in std_logic;
106
               grappler
                         : in std_logic;
107
               grappler_en: in std_logic;
108
               grappler_on: out std_logic
109
110
      END component;
111
112
     incomponent Inverter is port
113
114
              pb_n3
                           : in std_logic;
115
              pb_n2
                           : in std_logic;
116
              pb_n1
                           : in std_logic;
117
                           : in std_logic;
              pb_n0
118
              .
AH_pb_n3
                           : out std_logic;
                          : out std_logic;
: out std_logic;
119
              AH_pb_n2
120
             AH_pb_n1
121
              AH_pb_n0
                           : out std_logic
      end component;
122
123
124
     □component Target_Register is port
125
126
     127
             CLK
                              : in std_logic;
128
                              : in std_logic;
              Reset
                              : in std_logic;
129
              Capture
              Target_Value : in std_logic_vector (3 downto 0);
130
             Reg_Value
131
                              : out std_logic_vector (3 downto 0)
132
          ):
133
      END component;
134
135
     □component XY_Motion is port
136
     137
             CLK
                               : in std_logic;
                               : in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
138
              reset
139
              X_GT
140
              X_EQ
141
                               : in std_logic;
              X_LT
142
              motion
                               : in std_logic;
143
              Y_GT
                               : in std_logic;
144
              Y_EQ
                               : in std_logic;
145
              Y_LT
                               : in std_logic;
146
              extender_out
                              : in std_logic;
147
                               : out std_logic;
              clk1_en
```

```
up1_down0_1 : out std_logic;
clk2_en : out std_logic;
up1_down0_2 : out std_logic;
error : out std_logic;
Capture_XY : out std_logic;
extender_en : out std_logic
148
149
150
151
152
153
154
155
        end component:
156
157
     ы́-----
158
      -- provided signals
159
160
       signal clk_in, clock : std_logic;
161
162
      | constant SIM_FLAG : boolean := TRUE; -- set to FALSE when compiling for FPGA download to LogicalStep board
163
164
       Ĭ-----
165
        -- Declared Signals --
166
167
168
169
       -- signals for inverter
       signal reset : std_logic;
signal motion : std_logic;
signal extender_in : std_logic;
signal grappler_in : std_logic;
170
171
172
173
174
175
        -- signals for XY Motion
       signal clk_enX : std_logic;
signal clk_enY : std_logic;
signal up_downX : std_logic;
176
177
178
179
       signal up_downY : std_logic;
signal error : std_logic;
signal Capture_XY : std_logic;
signal extender_en : std_logic;
180
181
182
183
184
        -- signals for extender
       signal clk_en_ext : std_logic;
signal left_right : std_logic;
185
186
       signal extender_out_IN : std_logic;
187
188
       signal grappler_en
                                : std_logic;
189
190
        -- signals for grappler
191
        signal grappler_on : std_logic;
192
193
        -- signals for X COUNTER
194
       signal X_pos : std_logic_vector(3 downto 0);
195
196
       -- signals for Y COUNTER
```

```
signal Y_pos : std_logic_vector(3 downto 0);
198
199
      -- signals for X Register
200
      signal X_reg : std_logic_vector(3 downto 0);
201
202
      -- signals for Y Register
203
      signal Y_reg : std_logic_vector(3 downto 0);
204
      -- signals for extender reg4
205
206
      signal ext_pos : std_logic_vector(3 downto 0);
207
208
      -- signals for X Compx4
209
      signal X_GT : std_logic;
      signal X_EQ
                  : std_logic;
: std_logic;
210
211
      signal X LT
212
213
      -- signals for Y Compx4
     signal Y_GT : std_logic;
signal Y_EQ : std_logic;
signal Y_LT : std_logic;
214
215
216
217
218
      -- signal for X7Segdec
219
      signal X_7seg : std_logic_vector(6 downto 0);
220
221
      -- signal for Y7Segdec
      signal Y_7seg : std_logic_vector(6 downto 0);
222
223
224
    ⊟-- no need for extra clearification as all signals
     |-- are defined in top entity part
225
226
227
228
      -- Declared signal ends
229
230
231
232
      BEGIN -- here the circuit begins
233
      clk_in <= clk:
234
235
    -- Clock_Selector Declared --
236
237
     Clock_Selector: Clock_source port map(SIM_FLAG, clk_in, clock); --
238
239
     |-- Instances Begin
240
241
     --- Instance for the Inverter
242
243
    inst0: Inverter port map(
            pb_n(3), pb_n(2), pb_n(1), pb_n(0),
244
245
            reset, motion, extender_in, grappler_in
```

```
246
               );
247
248
      -- Instance for the XY Motion Component
     inst1: XY_Motion port map( clock,
249
250
251
               reset,
252
               X_GT,
253
               X_EQ,
254
              X_LT,
255
               motion,
256
               Y_GT,
              Y_EQ,
Y_LT,
257
258
              extender_out_IN,
259
              clk_enX,
up_downX,
260
261
262
              clk_enY,
263
               up_downY,
264
               error,
265
              Capture_XY,
266
               extender_en
267
268
              leds(0) <= error;</pre>
269
270
271
      -- Instance for the extender component
272
     □inst2: Extender port map(
273
               clock,
274
275
               reset,
               extender_en,
276
277
               extender_in,
               ext_pos,
278
279
               clk_en_ext,
               left_right,
280
               extender_out_IN,
281
               grappler_en
282
              Ĭ;[
283
       -- Instance for the grappler component
284
285
     ⊟inst3: Grappler port map(
               clock,
286
              reset,
grappler_in,
287
288
               grappler_en,
289
               grappler_on
290
291
               leds(1) <= grappler_on;
```

```
292
293
       -- binary counter for x position
     inst4: U_D_Bin_Counter4bit port map(
294
              clock,
295
              reset,
296
              clk_enX,
297
              up_downX,
298
              X_pos-- (3 downto 0);
299
300
301
              Xpos(3 downto 0) \le X_pos; -- (3 downto 0);
302
303
       -- Register for X position
304
     □inst5: Target_Register port map(
305
              clock,
306
              reset,
307
              Capture_XY,
308
              sw(7 downto 4),
309
              X_reg-- (3 downto 0)
310
311
312
              Xreg(3 downto 0) \le X_reg; --(3 downto 0);
313
314
       -- binary counter for y position
315
     inst6: U_D_Bin_Counter4bit port map(
316
              clock,
317
              reset,
318
              clk_enY,
              up_downY,
Y_pos-- (3 downto 0);
319
320
321
322
323
              Ypos(3 downto 0) \leftarrow Y_pos; -- (3 downto 0);
324
325
       -- Register for Y position
326
     inst7: Target_Register port map(
327
              clock,
328
              reset,
329
              Capture_XY,
330
              sw(3 downto 0),
331
              Y_reg-- (3 downto 0)
332
333
334
              Yreg(3 downto 0) <= Y_reg; --(3 downto 0);</pre>
335
       -- Reg4 for extender
336
     inst8: Bidir_shift_reg port map(
337
              clock,
338
              reset,
339
              clk_en_ext,
340
              left_right,
```

```
ext_pos ~
341
342
              );
343
344
              leds(5 downto 2) <= ext_pos;</pre>
345
346
      -- Compx4 for X position
347
     ⊟inst9: Compx4 port map(
              X_pos,
348
349
              X_reg,
350
              X_GT,
351
              X_EQ,
352
              X_LT
353
              );
354
355
     -- Compx4 for y position
    inst10: Compx4 port map(
356
357
              Y_pos,
358
359
              Y_reg,
              Y_GT,
360
              Y_EQ,
361
              Y_LT
              );
362
363
364
     -- Hex to 7seg for X
365
     inst11: SevenSegment port map(
366
              X_pos,
              X_7seg
367
368
369
370
      -- Hex to 7seg for Y
371
     ⊟inst12: SevenSegment port map(
372
              Y_pos,
373
              Y_7seg
374
              );
375
    inst13: segment7_mux port map(
              clk_in,
377
378
              X_7seg
379
              Y_7seg
              seg7_data (6 downto 0).
380
381
              seg7_char1,
382
              seg7_char2
383
              );
384
385
386
     LEND Circuit;
```

VHDL Design for State Machine (Moore): Extender

```
□-- Chengfeng Deng, Tasviq Hossain
    |-- Group 9 Section 201
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
8 □ENTITY Extender is port
9 🗏 (
10
                        : in std_logic;
            CLK
11
            Reset
                        : in std_logic;
12
            Extender_en : in std_logic;
13
                       : in std_logic;
            Extender
14
            ext_pos
                        : in std_logic_vector(3 downto 0);
15
                                            -- enables the usage of extender when is 1 and disables it when is 0
            clk_en
                       : out std_logic;
16
            left0_right1: out std_logic;
                                            -- when 0 shift left, when 1 shift right
17
                                            -- identify the out of extender
            extender_out: out std_logic;
            grappler_en : out std_logic
18
19
20
     END ENTITY;
21
22
    □ARCHITECTURE E_Logic of Extender is
23
24
25
      TYPE STATE_NAMES IS (SO, extender_pressed_SO, extending_state, extended_state.extender_pressed_extended, retracting_state);
      SIGNAL current_state, next_state : STATE_NAMES;
26
27
28
                    here the circuit begins
29
   ⊟BEGIN
31
    EREGISTER_SECTION : process(CLK, Reset, next_state)
32
33
        BEGIN
34
35 🖨
             if (Reset = '1') then
36
                current_state <= S0;
37
   ė
             elsif(rising_edge(CLK)) then
38
                current_state <= next_state;
39
             end if;
40
41
        END process;
```

```
☐TRANSITION_SECTION: process(Extender_en, Extender, ext_pos, current_state)
43
         BEGIN
         -- seperate cases by extender_en value
44
45
                  CASE current_state is
    Ė
46
                  -- In SO state the extender should be fully retracted
47
    -- If the extender input is 1, the state go to extender_pressed
48
                  -- otherwise, the extender stays at fully retracted(S0) state
49
50
51
                     when S0 \Rightarrow
52
                         if (Extender = '1' AND Extender_en = '1') then
    \dot{\Box}
53
54
                           next_state <= extender_pressed_S0;</pre>
55
56
                          else
57
58
                           next_state <= S0;</pre>
59
                         end if;
60
61
                  -- In extender_pressed state we mainly detect whether the extender button has been pressed & released
62
                  -- If the button is released then we take ext_pos into account
63
                  -- if ext_pos is not 1111, then the ext pos needs to be increased, otherwise it needs to be decreased
64
65
                     when extender_pressed_$0 =>
                         if (Extender = '1') then
66
67
                           next_state <= extender_pressed_S0;</pre>
68
69
70
                         else
71
72
                           next_state <= extending_state;</pre>
73
74
                         end if;
75
```

```
-- in extending state the extender is still extending
                   -- referring to the ext_pos, when it is not 1111, the extender is still extending
 78
                   -- if ext_pos = 1111 then it is fully extended, next_state goes to extended state
 79
 80
                       when extending_state =>
 81
                           if ( NOT(ext_pos = "1111")) then
    82
 83
                              next_state <= extending_state;</pre>
 84
 85
                           else
 86
 87
                              next_state <= extended_state;</pre>
 88
 89
                           end if:
 90
 91
                   -- in extended state the extended has fully extended
 92
                   -- we only take the Extender input into consideration, when releasing, the extended would be retracting
 93
                   -- otherwise, the extender stays at this state forever
 94
 95
                       when extended_state =>
 96
                           if (Extender = '1') then
 97
 98
                             next_state <= extender_pressed_extended;</pre>
 99
100
                           else
101
102
                             next_state <= extended_state;</pre>
103
104
                           end if;
105
106
                   -- in this state we pressed the button when the extender is done extending
                   -- if we hold the button we stay in this state
107
                   -- otherwise we go to retraction state
108
                       when extender_pressed_extended =>
   if( Extender = '1') then
109
110 
111
112
                             next_state <= extender_pressed_extended;</pre>
113
114 🛱
                           else
115
116
                             next_state <= retracting_state;</pre>
117
118
                           end if;
119
```

```
120 =
                    -- in retracting state the extender is retracting
121
                    -- retracting would pursue until the FULL RETRACTION, that is, ext_pos = 0000
122
                    -- when ext_pos = 0000, state gets redirected to S0
123
                    -- otherwise, the state stays at retracting state
124
125
                       when retracting_state =>
126 =
                            if (ext_pos = "0000") then
127
128
                             next_state <= S0;</pre>
129
130
                            else
131
132
                             next_state <= retracting_state;</pre>
133
134
                            end if:
135
                    end case;
136
          END process;
137
138
139
       -- Moore Machine, the output only depends on its current state --
140 □DECODER_SECTION : process(current_state)
141
          BEGIN
142
             CASE current_state is
143
144
                  -- In SO state, it is not moving and thus clk_en is 0
145
                  -- not shifting
146
                  -- grappler not allowed to move
147
                  when S0 \Rightarrow
                   CLK_en <= '0';
left0_right1 <= '0';
grappler_en <= '0';
extender_out <= '0';
148
149
150
151
152
153
                 -- transition state
154
                 -- extender not moving, grappler not able to move
155
                  when extender_pressed_SO =>
                    156
157
                    grappler_en <= '0':
158
                    extender_out <= '0':
159
160
161 =
                  -- In extending state, it is moving and clk_en is 1
162
                  -- shifting right
163
                  -- grappler not allowed to move
164
                  when extending_state =>
                    CLK_en <= '1';
left0_right1 <= '1';
grappler_en <= '0';
165
166
167
```

```
extender_out <= '1';
168
169
170
                 -- not moving, clk_en is 0
     171
                 -- grappler is allowed to move
172
                 when extended_state =>
173
                    CLK_en
174
                    left0_right1 <= '0';
                    grappler_en <= '1';
175
                    extender_out <= '1';
176
177
178
                  -- Transition state
179
                 -- extender not moving, grappler able to move
                 when extender_pressed_extended =>
CLK_en <= '0';</pre>
180
181
182
                    left0_right1 <= '0';</pre>
183
                    grappler_en <= '1';
                    extender_out <= '1';
184
185
                  -- moving, clk_en is 1
186
187
                  -- shifting to the left
                 -- grappler is not allowed to move
188
                 when retracting_state =>
189
                                  <= '1':
190
                    CLK_en
                    left0_right1 <= '0';</pre>
191
192
                    grappler_en <= '0';
                    extender_out <= '1';
193
194
195
             END CASE;
196
          END process;
197
       END E_Logic;
```

VHDL Design for State Machine (Moore): Grappler

```
□-- Chengfeng Deng, Tasviq Hossain
    |-- Group 9 Section 201
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
    ⊟ENTITY Grappler is port
10
                        : in std_logic;
             CLK
                        : in std_logic;
11
             Reset
12
             grappler : in std_logic;
                                           -- Grappler Toggle
13
             grappler_en: in std_logic;
                                           -- Coming from the extender, acting as a condition for toggling grappler
14
15
             grappler_on: out std_logic
16
17
     END ENTITY;
18
19
    □ARCHITECTURE G_Logic of Grappler is
20
21
22
23
      TYPE STATE_NAMES is (S0, grappler_pressed_S0, open_state, grappler_pressed_open, closed_state);
      SIGNAL current_state, next_state : STATE_NAMES;
24
25
26
               HERE THE CIRCUIT BEGINS
    ⊟BEGIN
27
28
29
    ☐REGISTER_SECTION: process (CLK, Reset, next_state)
30
31
          BEGIN
32
33
               if (Reset = '1') then
34
                  current_state <= S0;
35
36
               elsif(rising_edge(CLK)) then
                  current_state <= next_state;
37
               end if;
38
39
          END PROCESS;
40
41 \(\beta\text{TRANSITION_SECTION: process (grappler, grappler_en, current_state)}\)
```

```
BEGIN
43 🖨
              CASE current state is
44
45
              -- the grappler is in its INITIAL STATE, which is OBVIOUSLY going to be closed!
    Ė
              -- grappler_en = 1 AND fallingedge(grappler) sends it into open state (allows it to open
46
47
              -- and input says open)
48
              -- otherwise, the grappler stays at SO, which is initial state
49
50
                  WHEN S0 \Rightarrow
                      if (grappler_en = '1' AND grappler = '1') then
51
52
                          next_state <= grappler_pressed_S0;</pre>
53
    \dot{\Box}
54
                          next_state <= S0;</pre>
55
                       end if:
56
57
              -- this state is used to detect the press of button during SO state,
              -- if the button is being hold, stay, if not, go to open_state.
58
59
                  WHEN grappler_pressed_S0 =>
60
                      if (grappler = '1') then
61
                        next_state <= grappler_pressed_S0;</pre>
62
63
64
                       else
65
                         next_state <= open_state;</pre>
66
67
                       end if;
68
69
              -- the grappler is now in its OPEN STATE, which is again, OBVIOUSLY going to be opened!
70
              -- in this case, the grappler is only changing when grappler_en = 1 AND grappler = 1
              -- otherwise, the grappler stays open
71
72
73
                 WHEN open_state =>
                      if (grappler_en = '1' AND grappler = '1') then
74
75
                          next_state <= grappler_pressed_open;</pre>
76
    F
77
                          next_state <= open_state;</pre>
78
                      end if:
79
```

```
80
                -- this state is used to detect the press of button when the grappler is open
                -- if the button is being hold, stay, if not, go to closed_state
 81
 82
                   WHEN grappler_pressed_open =>
    if ( grappler = '1') then
 83
 84
 85
                           next_state <= grappler_pressed_open;</pre>
 86
 87
                         else
 88
                           next_state <= closed_state;</pre>
 89
 90
                         end if;
 91
 92
                 -- just a rediretion to SO because no state machine diagram is being shown
 93
                 -- (when there are only two states)
                   WHEN closed_state =>
 94
 95
                         next_state <= S0;</pre>
 96
 97
 98
              END CASE;
 99
100
          END PROCESS;
101
```

```
102
      -- Moore Machine, the output only depends on its current state --
     DECODER_SECTION: process(current_state)
103
104
105
          BEGIN
106
               -- when it is in its open state, the output is ZERO
               -- when it is in its close state and SO, the output is ONE
107
108
               CASE current_state is
                    WHEN SO \Rightarrow
109
110
111
                         grappler_on <= '1';
112
113
                    WHEN grappler_pressed_S0 =>
114
                         grappler_on <= '1';
115
116
117
                    WHEN open_state =>
118
                         grappler_on <= '0';
119
120
121
                    WHEN grappler_pressed_open =>
122
                         grappler_on <= '0';
123
124
125
                    WHEN closed state =>
126
                         grappler_on <= '1';</pre>
127
128
129
               END CASE;
130
131
          END PROCESS:
132
      END G_Logic;
```

VHDL Design for State Machine (Mealy): XY Motion

```
⊟-- Chengfeng Deng, Tasviq Hossain
     |-- Group 9 Section 201
     library IEEE;
     use IEEE std_logic_1164.all;
     use IEEE.numeric_std.all;
    ⊟entity XY_Motion is port
 9
    10
                            : in std_logic;
11
            reset
                            : in std_logic;
12
                            : in std_logic;
           X_GT
13
           X_EQ
                            : in std_logic;
                            : in std_logic;
14
           X_LT
15
           motion
                            : in std_logic;
16
                            : in std_logic;
           Y_GT
17
           Y_EQ
                            : in std_logic;
18
           Y_LT
                            : in std_logic;
19
                          : in std_logic;
            extender_out
20
           clk1_en
                            : out std_logic;
21
           up1_down0_1
                            : out std_logic;
22
23
24
           clk2 en
                            : out std_logic;
            up1_down0_2
                            : out std_logic;
            error
                            : out std_logic;
25
            Capture_XY
                            : out std_logic;
26
27
28
            extender_en
                            : out std_logic
     end XY_Motion;
29
30
31
                  HERE THE LOGIC BEGINS
    ⊟Architecture XY_Logic of XY_Motion is
33
34
35
      -- four stages--
       TYPE STATE_NAMES IS (SO, motion_pressed, moving, system_error);
36
37
       SIGNAL current_state, next_state : STATE_NAMES;
38
       SIGNAL motion_done, motion_not_done, s_error: std_logic;
39
40
    ⊟BEGIN
41
       motion_done <= Y_EQ AND X_EQ;</pre>
42
       motion_not_done <= not(Y_EQ AND X_EQ);</pre>
43
       s_error <= motion and extender_out;</pre>
44
45
    BRegister_Section: PROCESS (CLK, reset, next_state) -- this process synchronizes the activity to a clock
46
        BEGIN
47
           IF (reset = '1') THEN
    48
               current_state <= S0;
49
           ELSIF(rising_edge(CLK)) THEN
```

```
current_state <= next_state;
51
           END IF;
52
        END PROCESS:
53
54
    55
56
             CASE current_state IS
57
58
    \dot{\Box}
              -- SO is the state where the x and y coordinate is not changing
59
              -- in this case, we only detect if the motion button is being pressed
60
              -- if motion is one, we go to motion pressed state, otherwise we no change
61
62
                 when S0 =>
63
64
                     if (motion = '1') then
65
                       next_state <= motion_pressed;</pre>
66
67
                     else
68
                       next_state <= S0;</pre>
69
70
                     end if;
71
72
73
              -- Motion_pressed state is used to detect whether go to s_error or moving state
              -- if extender out the s_error state occurs and everything's to be determined there
74
              -- if not we check for the release of motion, when motion = 0 we go moving
75
                 when motion_pressed =>
76
77
                     if (motion = '1') then
78
                       next_state <= motion_pressed;</pre>
79
80
   elsif (s_error = '1') then
81
                       next_state <= system_error;</pre>
82
83
                     elsif (motion = '0') then
84
                       next_state <= moving;</pre>
85
                     end if:
86
87
              -- moving state is when the RAC is moving, in this circumstances the extender would not be on
88
              -- we only care about whether the xy value matches the targeted xy
89
90
              -- if matches, go to SO and system stop. If not, stay in this state
91
                 when moving =>
92
93
                     if (motion_not_done = '1') then
94
                       next_state <= moving;</pre>
95
96
                     elsif( motion_done = '1' ) then
   97
                       next_state <= S0;</pre>
98
```

```
end if;
100
101
               -- system_error state is being used prevent xy from being changing
               -- to exit this state the extender_out must equal to zero, and it would be redirected back to SO
102
103
               -- if it is not zero we stay in this state no matter what
104
                  when system_error =>
105
                      if ( extender_out = '1') then
106
107
                        next_state <= system_error;</pre>
108
109 =
                      elsif ( extender_out = '0') then
110
                        next_state <= S0;</pre>
111
112
                       end if;
113
              END CASE;
114
         END PROCESS;
115
116
117
    -- It is a mealy machine
    DECODER_SECTION: Process (current_state, X_GT, X_EQ, X_LT, Y_GT, Y_EQ, Y_LT)
118
119
         BEGIN
120 \dot{\Box}
              CASE current_state is
121
122
              -- In SO state nothing would change at all, the machine is at rest
123
                  when S0 =>
                                  <= '0':
124
                      clk1_en
                      up1_down0_1 <= '0':
125
126
                      cˈlk2_en
                      up1_down0_2 <= '0';
127
128
                      error
                                 <=
                      Capture_XY <= '0';
129
                      extender_en <= '1';
130
131
132
              -- purpose of this state is to check for s_error and capture xy value
133
                  when motion_pressed =>
                                  <= '0':
134
                      clk1_en
                      up1_down0_1 <= '0':
135
                                <= '0'
136
                      cˈlk2_en
                      up1_down0_2 <= '0':
137
                                <= '0';
138
                      error
                      Capture_XY <= '1':
139
                      extender_en <= '1':
140
141
142
143
              -- this is when machine goes mealy, x and y counters get individual inputs from
144
              -- xy motion block according to the compx4 value
145
                  when moving =>
146
                      clk1 en
                                 <= NOT X_EQ;
147
                      up1_down0_1 \ll X_LT;
```

```
c1k2_en = NOT Y_EQ;
148
                           up1_down0_2 <= Y_LT;
error <= '0';
Capture_XY <= '0';
extender_en <= '0';
149
150
151
152
153
154
155 ⊟
                 -- s_error state essentially gives nothing to the system but the error message, therefore
                 -- everything else is being stopped
156
157
                      when system_error =>
                           clk1_en <= '0';
up1_down0_1 <= '0';
clk2_en <= '0';
158
159
160
                           up1_down0_2 <= '0';
161
162
                           error
                                          <= CLK;
                           Capture_XY <= '0';
extender_en <= '0';
163
164
165
166
                 END CASE;
167
168
           END PROCESS;
      LEND XY_Logic;
169
```

VHDL Design: Bidirectional Shift Register

```
□-- Chengfeng Deng, Tasviq Hossain
|-- Group 9 Section 201|
      library IEEE;
use IEEE.std_logic_1164.all;
     use IEEE.numeric_std.all;
    ⊟Entity Bidir_shift_reg is port
               10
11
12
13
14
15
      ·  );
end Entity;
16
17
18
19
     -- here the circuit begins
    ⊟ARCHITECTURE one OF Bidir_shift_reg is
20
21
22
23
24
25
26
27
28
30
31
32
33
34
40
41
42
44
45
      Signal sreg
                             : std_logic_vector(3 downto 0);
    ⊟BEGIN
    ⊟process (CLK, RESET) is
     begin
        if (RESET = '1') then
                   sreg <= "0000";
         elsif (rising_edge(CLK) AND (CLK_EN = '1')) then
    Ė
                if (LEFTO_RIGHT1 = '1') then
                   sreg (3 downto 0) <= '1' & sreg(3 downto 1);</pre>
                elsif (LEFTO_RIGHT1 = '0') then
                   sreg (3 downto 0) <= sreg(2 downto 0) & '0';</pre>
                end if;
         end if;
         REG_BITS <= sreq;</pre>
46
47
      end process;
48
     END one;
```

VHDL Design: Target Register

```
□-- Chengfeng Deng, Tasvig Hossain
    |-- Group 9 Section 201
 3
     library ieee;
 4
5
6
     use ieee.std_logic_1164.all;
     use ieee.numerič_std.all:
    ⊟Entity Target_Register is port
 9
10
                             : in std_logic;
            CLK
11
                             : in std_logic;
            Reset
12
                             : in std_logic;
            Capture
13
            Target_Value : in std_logic_vector (3 downto 0);
14
                            : out std_logic_vector (3 downto 0)
            Reg_Value
15
16
     END ENTITY;
17
18
    □Architecture R_Logic of Target_Register is
19
20
21
                   Here the Circuit Begins
    ⊟BEGIN
23
24
         process (CLK, Reset, Capture) is
25
         BEGIN
26
            if (reset = '1') then
    Reg_Value <= "0000";</pre>
27
    \dot{\Box}
28
            elsif (Capture = '1' AND rising_edge(CLK)) then
29
30
               Reg_Value <= Target_Value;</pre>
31
            end if;
32
33
         end process;
34
35
     LEND R_Logic;
36
                   Here everything ends
```

VHDL Design: Up/Down Binary Counter

```
⊟-- Chengfeng Deng, Tasviq Hossain
     -- Group 9 Section 201
     library IEEE;
      use IEEE.std_logic_1164.all;
     use IEEE.numeric_std.all;
    ⊟Entity U_D_Bin_Counter4bit is port
                                : in std_logic := '0';
: in std_logic := '0';
: in std_logic := '0';
10
11
                RESET
12
                CLK_EN
                                : in std_logic := '0';
13
14
                UP1_DOWN0
                COUNTER_BITS : out std_logic_vector(3 downto 0)
15
16
17
      end Entity;
18
19
                here the circuit begins
20
21
22
23
24
    □ARCHITECTURE one OF U_D_Bin_Counter4bit IS
     Signal ud_bin_counter : UNSIGNED(3 downto 0);
    ⊟BEGIN
25
26
      --process (CLK, CLK_EN, RESET_n, UP1_DOWN0) is
27
28
    ⊟process (CLK, RESET) is
29
    begin
30
        if (RESET = '1') then
31
                   ud_bin_counter <= "0000";
32
33
34
35
36
         elsif (rising_edge(CLK)) then
    ₿
    if(( UP1_DOWN0 = '1') AND (CLK_EN = '1'))then
                 ud_bin_counter <= (ud_bin_counter + 1);
37
            elsif (( UP1_DOWN0 = '0') AND (CLK_EN = '1')) then
38
39
40
41
42
                 ud_bin_counter <= (ud_bin_counter - 1);
            end if;
43
         end if;
44
45
         COUNTER_BITS <= std_logic_vector(ud_bin_counter);
46
47
      end process;
48
      end;
```


VHDL Design: Clock Source

```
⊟-- Chengfeng Deng, Tasviq Hossain
     |-- Group 9 Section 201
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
-- clk input is the LogicalStep 50MHz clock input
    ⊟entity Clock_Source is
10
11
12
        port
   Ė
            SIM_FLAG
                                  : in boolean;
13
            clk_input
                                  : in std_logic;
14
            clock_out
                                  : out std_logic
15
16
     Lend entity;
17
    □architecture rtl of Clock_Source is
18
19
     signal clk_2hz
                               : std_logic;
20
     signal sim_clock
                               : std_logic;
     |signal digital_counter : std_logic_vector(23 downto 0);
22
23
24
25
   ⊟begin
     -- clk_divider process generates a 2Hz Clck from the 50 Mhz clk
26
27
    28
29
30
        variable counter : unsigned(23 downto 0);
        begin
31
      -- Synchronously update counter
32
33
34
35
            if (rising_edge(clk_input)) then
                   counter := counter + 1;
            end if:
            digital_counter <= std_logic_vector(counter);</pre>
36
37
         end process;
38
39
     clk_2hz <= digital_counter(23);
40
41
    ⊟clk_mux: process (SIM_FLAG)
42
43
44
45
        begin
            if (SIM_FLAG) then
                   clock_out<= clk_input;</pre>
                                                 -- non-divided clock used for simulations
46
                   clock_out<= clk_2hz; -- 2Hz clock used for LogicalStep Board downloads</pre>
47
            end if:
48
        end process;
     Lend rtl;
```

VHDL Design: Seven Segment

```
⊟-- Chengfeng Deng, Tasviq Hossain
      |-- Group 9 Section 201
 3
 4
       library ieee;
       use ieee.std_logic_1164.all;
       use ieee.numeric_std.all;
10
    ⊟entity SevenSegment is port (
11
12
                        : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
13
14
           sevenseg : out std_logic_vector(6 downto 0)
                                                                               -- 7-bit outputs to a 7-segment
15
16
      end SevenSegment;
17
     □architecture decode_function1 of SevenSegment is
19
20
     -- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits.
-- The segment turns on when it is '1' otherwise '0'.
21
23
      -- Correct the appropriate assignments for the seveseg outputs below for each of the various hex values.
24
25
    ⊟begin
26
27
28
29
           with hex select
                                                                                       -- data in
                                                 --GFEDCBA
                                              --GFEUCBA
<= "0111111" when "0000",
   "0000110" when "0001",
   "1011011" when "0010",
   "1001111" when "0011",
   "11001111" when "0010",</pre>
           sevensea
                                                                                            [1]
30
31
32
33
                                                   "1100110" when "0100"
                                                  "110110" when "0100",
"1101101" when "01101",
"1111101" when "0110",
"0000111" when "01111",
"1111111" when "1000",
"110111" when "1001",
"1110111" when "1010",
                                                                                            [5]
                                                                                            [6]
34
35
36
                                                                                            Ī81
37
                                                   "1111111 when 1010,
38
39
                                                   "0111001" when "1100"
40
                                                   "1011110" when "1101"
                                                                                           [d]
41
                                                   "1111001" when "1110"
                                                                                           ΓEΊ
                                                  "1110001" when "1111", "00000000" when others;
42
43
      Lend architecture decode_function1;
```


State Diagram: Extender



Transition Table: Extender

×		Source State	Destination State	Condition	
ф	1	extended_state	extender_pressed_extended	(Extender)	
	2	extended_state	extended_state	(!Extender)	
	3	extender_pressed_extende	d extender_pressed_extended	(Extender)	
ple	4	extender_pressed_extende	d retracting_state	(!Extender)	
State Table	5	extender_pressed_S0	extender_pressed_S0	(Extender)	
Stat	Transitions / Encoding /				
Д	6	extender_pressed_S0	extending_state	(!Extender)	
	7	extending_state	extended_state	(ext_pos[
Д	8	extending_state	extending_state	(!ext_pos	
9	ret	racting_state	retracting_state	(!ext_pos	
10	ret	racting_state	S0	(!ext_pos	
11	S0		extender_pressed_S0	(TRANSI	
12	S0		S0	(!TRANSI	
Transitions / Encoding /					

State Diagram: Grappler




Transition Table: Grappler

e Table 🗗 🗗 x		Source State	Destination State	Condition
	1	closed_state	S0	
	2	grappler_pressed_open	closed_state	(!grappler)
	3	grappler_pressed_open	grappler_pressed_open	(grappler)
	4	grappler_pressed_S0	open_state	(!grappler)
	5	grappler_pressed_S0	grappler_pressed_S0	(grappler)
State	Transitions / Encoding /			

6	open_state	grappler_pressed_open	(TRANSITION_SECTION)	
7	open_state	open_state	(!TRANSITION_SECTION)	
8	S0	S0	(!TRANSITION_SECTION)	
9	S0	grappler_pressed_S0	(TRANSITION_SECTION)	
Transitions / Encoding /				


State Diagram: XY Motion




Transition Table: XY Motion

	Source State	Destination State	Condition
1	motion_pressed	system_error	(s_error).(!motion)
2	motion_pressed	moving	(!s_error).(!motion)
3	motion_pressed	motion_pressed	(motion)
4	moving	S0	(motion_done)
5	moving	moving	(!motion_done)
6	S0	S0	(!motion)
7	S0	motion_pressed	(motion)
8	system_error	system_error	(extender_out)


Functional Simulation of the Bidirectional Shift Register




Functional Simulation of the Up/Down Binary Counter




Simulation 1: Functionality of XY Motion



Simulation 2: Extender Operations



Simulation 3: Grappler Operations



Simulation 4

