

# **Lab 4 Report**

ECE 124

Group 9 Section 201

**Chengfeng Deng**

**Tasviq Hossain**

# VHDL Design for LogicalStep\_Lab4\_top

```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  LIBRARY ieee;
5  USE ieee.std_logic_1164.ALL;
6  USE ieee.numeric_std.ALL;
7
8  ENTITY LogicalStep_Lab4_top IS
9      PORT
10     (
11         Clk      : in  std_logic;
12         pb_n     : in  std_logic_vector(3 downto 0);
13         sw       : in  std_logic_vector(7 downto 0);
14         leds     : out std_logic_vector(7 downto 0);
15
16         -----
17         xreg, yreg : out std_logic_vector(3 downto 0); -- (for SIMULATION only)
18         xPos, yPos : out std_logic_vector(3 downto 0); -- (for SIMULATION only)
19         -----
20         seg7_data  : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment display (for LogicalStep only)
21         seg7_char1 : out std_logic;                    -- seg7 digit1 selector (for LogicalStep only)
22         seg7_char2 : out std_logic;                    -- seg7 digit2 selector (for LogicalStep only)
23     );
24 END LogicalStep_Lab4_top;
25
26 ARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
27     -----
28     -- Provided Project Components Used for sevensegment output and clk sources --
29     -----
30     COMPONENT Clock_Source port (SIM_FLAG: in boolean; clk_input: in std_logic; clock_out: out std_logic);
31     END COMPONENT;
32
33     component SevenSegment
34     port
35     (
36         hex      : in  std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
37         sevenseg  : out std_logic_vector(6 downto 0)  -- 7-bit outputs to a 7-segment
38     );
39 end component SevenSegment;
40
41 component segment7_mux
42 port
43 (
44     clk      : in  std_logic := '0';
45     DIN2     : in  std_logic_vector(6 downto 0);
46     DIN1     : in  std_logic_vector(6 downto 0);
47     DOUT     : out std_logic_vector(6 downto 0);
48 
```

## Cont.

```
50     DIG2       : out std_logic;
51     DIG1       : out std_logic;
52 );
53 end component segment7_mux;
54
55
56 --
57 -- Add Other Components here
58 --
59
60 component Bidir_shift_reg is port
61 (
62     CLK         : in std_logic := '0';
63     RESET       : in std_logic := '0';
64     CLK_EN      : in std_logic := '0';
65     LEFT0_RIGHT1 : in std_logic := '0';
66     REG_BITS    : out std_logic_vector(3 downto 0)
67 );
68 end component;
69
70 component U_D_Bin_Counter4bit is port
71 (
72     CLK         : in std_logic := '0';
73     RESET       : in std_logic := '0';
74     CLK_EN      : in std_logic := '0';
75     UP1_DOWN0   : in std_logic := '0';
76     COUNTER_BITS : out std_logic_vector(3 downto 0)
77 );
78 end component;
79
80 component Compx4 is port
81 (
82     A           : in std_logic_vector(3 downto 0);
83     B           : in std_logic_vector(3 downto 0);
84     AGTB, AEQB, ALTB : out std_logic
85 );
86 end component;
87
88 component Extender is port
89 (
90     CLK         : in std_logic;
91     Reset       : in std_logic;
92     Extender_en : in std_logic;
93     Extender    : in std_logic;
94     ext_pos     : in std_logic_vector(3 downto 0);
95     clk_en      : out std_logic;
96     left0_right1 : out std_logic;
97     extender_out : out std_logic;
98     grappler_en : out std_logic;
```

# Cont.

```
99  );
100  END component;
101
102  component Grappler is port
103  (
104      CLK          : in std_logic;
105      Reset        : in std_logic;
106      grappler      : in std_logic;
107      grappler_en   : in std_logic;
108      grappler_on   : out std_logic;
109  );
110  END component;
111
112  component Inverter is port
113  (
114      pb_n3        : in std_logic;
115      pb_n2        : in std_logic;
116      pb_n1        : in std_logic;
117      pb_n0        : in std_logic;
118      AH_pb_n3     : out std_logic;
119      AH_pb_n2     : out std_logic;
120      AH_pb_n1     : out std_logic;
121      AH_pb_n0     : out std_logic;
122  );
123  end component;
124
125  component Target_Register is port
126  (
127      CLK          : in std_logic;
128      Reset        : in std_logic;
129      Capture      : in std_logic;
130      Target_Value  : in std_logic_vector (3 downto 0);
131      Reg_Value     : out std_logic_vector (3 downto 0);
132  );
133  END component;
134
135  component XY_Motion is port
136  (
137      CLK          : in std_logic;
138      reset        : in std_logic;
139      X_GT         : in std_logic;
140      X_EQ         : in std_logic;
141      X_LT         : in std_logic;
142      motion       : in std_logic;
143      Y_GT         : in std_logic;
144      Y_EQ         : in std_logic;
145      Y_LT         : in std_logic;
146      extender_out : in std_logic;
147      clk1_en      : out std_logic;
```

# Cont.

```
148         up1_down0_1      : out std_logic;
149         clk2_en           : out std_logic;
150         up1_down0_2      : out std_logic;
151         error             : out std_logic;
152         Capture_XY       : out std_logic;
153         extender_en      : out std_logic;
154     );
155 end component;
156
157
158 -------
159 -- provided signals
160 -------
161 signal clk_in, clock : std_logic; --
162
163 constant SIM_FLAG : boolean := TRUE; -- set to FALSE when compiling for FPGA download to LogicalStep board
164
165 -------
166 -- Declared Signals
167 -------
168
169 -- signals for inverter
170 signal reset      : std_logic;
171 signal motion     : std_logic;
172 signal extender_in : std_logic;
173 signal grapppler_in : std_logic;
174
175 -- signals for XY Motion
176 signal clk_enX    : std_logic;
177 signal clk_enY    : std_logic;
178 signal up_downX   : std_logic;
179 signal up_downY   : std_logic;
180 signal error      : std_logic;
181 signal Capture_XY : std_logic;
182 signal extender_en : std_logic;
183
184 -- signals for extender
185 signal clk_en_ext : std_logic;
186 signal left_right : std_logic;
187 signal extender_out_IN : std_logic;
188 signal grapppler_en : std_logic;
189
190 -- signals for grapppler
191 signal grapppler_on : std_logic;
192
193 -- signals for X COUNTER
194 signal X_pos : std_logic_vector(3 downto 0);
195
196 -- signals for Y COUNTER
```

## Cont.

```
197 signal Y_pos    : std_logic_vector(3 downto 0);
198
199 -- signals for X Register
200 signal X_reg     : std_logic_vector(3 downto 0);
201
202 -- signals for Y Register
203 signal Y_reg     : std_logic_vector(3 downto 0);
204
205 -- signals for extender reg4
206 signal ext_pos   : std_logic_vector(3 downto 0);
207
208 -- signals for X Comp4
209 signal X_GT      : std_logic;
210 signal X_EQ      : std_logic;
211 signal X_LT      : std_logic;
212
213 -- signals for Y Comp4
214 signal Y_GT      : std_logic;
215 signal Y_EQ      : std_logic;
216 signal Y_LT      : std_logic;
217
218 -- signal for X7Segdec
219 signal X_7seg    : std_logic_vector(6 downto 0);
220
221 -- signal for Y7Segdec
222 signal Y_7seg    : std_logic_vector(6 downto 0);
223
224 -- no need for extra clarification as all signals
225 -- are defined in top entity part
226
227
228 -------
229 --               Declared signal ends               --
230 -------
231
232 BEGIN -- here the circuit begins
233   clk_in <= clk;
234
235 -------
236 --               Clock_Selector Declared             --
237 -------
238   Clock_Selector: Clock_source port map(SIM_FLAG, clk_in, clock); --
239 -------
240 --               Instances Begin                     --
241 -------
242 -- Instance for the Inverter
243 inst0: Inverter port map(
244     pb_n(3),pb_n(2),pb_n(1),pb_n(0),
245     reset,motion,extender_in,grapppler_in
```

# Cont.

```
246     );
247
248     -- Instance for the XY Motion Component
249     inst1: XY_Motion port map(
250         clock,
251         reset,
252         X_GT,
253         X_EQ,
254         X_LT,
255         motion,
256         Y_GT,
257         Y_EQ,
258         Y_LT,
259         extender_out_IN,
260         clk_enX,
261         up_downX,
262         clk_enY,
263         up_downY,
264         error,
265         Capture_XY,
266         extender_en
267     );
268
269     leds(0) <= error;
270
271     -- Instance for the extender component
272     inst2: Extender port map(
273         clock,
274         reset,
275         extender_en,
276         extender_in,
277         ext_pos,
278         clk_en_ext,
279         left_right,
280         extender_out_IN,
281         grapppler_en
282     );
283
284     -- Instance for the grapppler component
285     inst3: Grapppler port map(
286         clock,
287         reset,
288         grapppler_in,
289         grapppler_en,
290         grapppler_on
291     );
292
293     leds(1) <= grapppler_on;
```

## Cont.

```
292 -- binary counter for x position
293 inst4: U_D_Bin_Counter4bit port map(
294     clock,
295     reset,
296     clk_enX,
297     up_downX,
298     X_pos-- (3 downto 0);
299 );
300
301 Xpos(3 downto 0) <= X_pos;-- (3 downto 0);
302
303 -- Register for X position
304 inst5: Target_Register port map(
305     clock,
306     reset,
307     Capture_XY,
308     sw(7 downto 4),
309     X_reg-- (3 downto 0)
310 );
311
312 Xreg(3 downto 0) <= X_reg;--(3 downto 0);
313
314 -- binary counter for y position
315 inst6: U_D_Bin_Counter4bit port map(
316     clock,
317     reset,
318     clk_enY,
319     up_downY,
320     Y_pos-- (3 downto 0);
321 );
322
323 Ypos(3 downto 0) <= Y_pos;-- (3 downto 0);
324
325 -- Register for Y position
326 inst7: Target_Register port map(
327     clock,
328     reset,
329     Capture_XY,
330     sw(3 downto 0),
331     Y_reg-- (3 downto 0)
332 );
333
334 Yreg(3 downto 0) <= Y_reg;--(3 downto 0);
335
336 -- Reg4 for extender
337 inst8: Bidir_shift_reg port map(
338     clock,
339     reset,
340     clk_en_ext,
```



Cont.

```
341         ext_pos
342     );
343
344     leds(5 downto 2) <= ext_pos;
345
346     -- Comp4 for X position
347     inst9: Comp4 port map(
348         X_pos,
349         X_reg,
350         X_GT,
351         X_EQ,
352         X_LT
353     );
354
355     -- Comp4 for y position
356     inst10: Comp4 port map(
357         Y_pos,
358         Y_reg,
359         Y_GT,
360         Y_EQ,
361         Y_LT
362     );
363
364     -- Hex to 7seg for X
365     inst11: SevenSegment port map(
366         X_pos,
367         X_7seg
368     );
369
370     -- Hex to 7seg for Y
371     inst12: SevenSegment port map(
372         Y_pos,
373         Y_7seg
374     );
375
376     inst13: segment7_mux port map(
377         clk_in,
378         X_7seg,
379         Y_7seg,
380         seg7_data (6 downto 0),
381         seg7_char1,
382         seg7_char2
383     );
384
385
386 END Circuit;
```

# VHDL Design for State Machine (Moore): Extender

```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  ENTITY Extender is port
9  (
10     CLK          : in std_logic;
11     Reset        : in std_logic;
12     Extender_en  : in std_logic;
13     Extender      : in std_logic;
14     ext_pos      : in std_logic_vector(3 downto 0);
15     clk_en       : out std_logic;    -- enables the usage of extender when is 1 and disables it when is 0
16     left0_right1 : out std_logic;    -- when 0 shift left, when 1 shift right
17     extender_out : out std_logic;    -- identify the out of extender
18     grappler_en  : out std_logic
19 );
20 END ENTITY;
21
22 ARCHITECTURE E_Logis of Extender is
23
24     TYPE STATE_NAMES IS (S0, extender_pressed_S0, extending_state, extended_state, extender_pressed_extended, retracting_state);
25     SIGNAL current_state, next_state : STATE_NAMES;
26
27     --          here the circuit begins          --
28
29 BEGIN
30
31 REGISTER_SECTION : process(CLK, Reset, next_state)
32
33     BEGIN
34
35         if (Reset = '1') then
36             current_state <= S0;
37         elsif(rising_edge(CLK)) then
38             current_state <= next_state;
39         end if;
40
41     END process;
```

# Cont.

```
42 | TRANSITION_SECTION : process(Extender_en, Extender, ext_pos, current_state)
43 | BEGIN
44 |   -- seperate cases by extender_en value
45 |   CASE current_state is
46 |
47 |   -- In S0 state the extender should be fully retracted
48 |   -- If the extender input is 1, the state go to extender_pressed
49 |   -- otherwise, the extender stays at fully retracted(S0) state
50 |
51 |   when S0 =>
52 |     if (Extender = '1' AND Extender_en = '1') then
53 |
54 |       next_state <= extender_pressed_S0;
55 |
56 |     else
57 |
58 |       next_state <= S0;
59 |
60 |     end if;
61 |
62 |   -- In extender_pressed state we mainly detect whether the extender button has been pressed & released
63 |   -- If the button is released then we take ext_pos into account
64 |   -- if ext_pos is not 1111, then the ext pos needs to be increased, otherwise it needs to be decreased
65 |   when extender_pressed_S0 =>
66 |     if (Extender = '1') then
67 |
68 |       next_state <= extender_pressed_S0;
69 |
70 |     else
71 |
72 |       next_state <= extending_state;
73 |
74 |     end if;
75 |
```

## Cont.

```
76 -- in extending state the extender is still extending
77 -- referring to the ext_pos, when it is not 1111, the extender is still extending
78 -- if ext_pos = 1111 then it is fully extended, next_state goes to extended state
79
80 when extending_state =>
81   if ( NOT(ext_pos = "1111")) then
82     next_state <= extending_state;
83   else
84     next_state <= extended_state;
85   end if;
86
87 -- in extended state the extended has fully extended
88 -- we only take the Extender input into consideration, when releasing, the extended would be retracting
89 -- otherwise, the extender stays at this state forever
90
91 when extended_state =>
92   if (Extender = '1') then
93     next_state <= extender_pressed_extended;
94   else
95     next_state <= extended_state;
96   end if;
97
98 -- in this state we pressed the button when the extender is done extending
99 -- if we hold the button we stay in this state
100 -- otherwise we go to retraction state
101 when extender_pressed_extended =>
102   if( Extender = '1') then
103     next_state <= extender_pressed_extended;
104   else
105     next_state <= retracting_state;
106   end if;
```

# Cont.

```
120 -- in retracting state the extender is retracting
121 -- retracting would pursue until the FULL RETRACTION, that is, ext_pos = 0000
122 -- when ext_pos = 0000, state gets redirected to S0
123 -- otherwise, the state stays at retracting state
124
125     when retracting_state =>
126         if (ext_pos = "0000") then
127
128             next_state <= S0;
129
130         else
131
132             next_state <= retracting_state;
133
134         end if;
135     end case;
136 END process;
137
138 -- Moore Machine, the output only depends on its current state --
139 DECODER_SECTION : process(current_state)
140 BEGIN
141     CASE current_state is
142
143         -- In S0 state, it is not moving and thus clk_en is 0
144         -- not shifting
145         -- grappler not allowed to move
146         when S0 =>
147             CLK_en      <= '0';
148             left0_right1 <= '0';
149             grappler_en  <= '0';
150             extender_out <= '0';
151
152         -- transition state
153         -- extender not moving, grappler not able to move
154         when extender_pressed_S0 =>
155             CLK_en      <= '0';
156             left0_right1 <= '0';
157             grappler_en  <= '0';
158             extender_out <= '0';
159
160         -- In extending state, it is moving and clk_en is 1
161         -- shifting right
162         -- grappler not allowed to move
163         when extending_state =>
164             CLK_en      <= '1';
165             left0_right1 <= '1';
166             grappler_en  <= '0';
167
```

Cont.

```
168         extender_out <= '1';
169
170     -- not moving, clk_en is 0
171     -- grappler is allowed to move
172     when extended_state =>
173         CLK_en      <= '0';
174         left0_right1 <= '0';
175         grappler_en  <= '1';
176         extender_out <= '1';
177
178     -- Transition state
179     -- extender not moving, grappler able to move
180     when extender_pressed_extended =>
181         CLK_en      <= '0';
182         left0_right1 <= '0';
183         grappler_en  <= '1';
184         extender_out <= '1';
185
186     -- moving, clk_en is 1
187     -- shifting to the left
188     -- grappler is not allowed to move
189     when retracting_state =>
190         CLK_en      <= '1';
191         left0_right1 <= '0';
192         grappler_en  <= '0';
193         extender_out <= '1';
194
195     END CASE;
196 END process;
197 END E_Logic;
```

# VHDL Design for State Machine (Moore): Grappler

```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  ENTITY Grappler is port
9  (
10     CLK      : in std_logic;
11     Reset    : in std_logic;
12     grappler : in std_logic;  -- Grappler Toggle
13     grappler_en: in std_logic; -- Coming from the extender, acting as a condition for toggling grappler
14     grappler_on: out std_logic
15 );
16
17 END ENTITY;
18
19 ARCHITECTURE G_Logic of Grappler is
20     TYPE STATE_NAMES is (S0, grappler_pressed_S0, open_state, grappler_pressed_open, closed_state);
21     SIGNAL current_state, next_state : STATE_NAMES;
22
23     -- HERE THE CIRCUIT BEGINS --
24
25 BEGIN
26
27     REGISTER_SECTION: process (CLK, Reset, next_state)
28     BEGIN
29         if (Reset = '1') then
30             current_state <= S0;
31         elsif(rising_edge(CLK)) then
32             current_state <= next_state;
33         end if;
34     END PROCESS;
35
36     TRANSITION_SECTION: process (grappler, grappler_en, current_state)
```

## Cont.

```
42 BEGIN
43 CASE current_state is
44
45 -- the grappler is in its INITIAL STATE, which is OBVIOUSLY going to be closed!
46 -- grappler_en = 1 AND fallingedge(grappler) sends it into open state (allows it to open
47 -- and input says open)
48 -- otherwise, the grappler stays at S0, which is initial state
49
50 WHEN S0 =>
51     if (grappler_en = '1' AND grappler = '1') then
52         next_state <= grappler_pressed_S0;
53     else
54         next_state <= S0;
55     end if;
56
57 -- this state is used to detect the press of button during S0 state,
58 -- if the button is being hold, stay, if not, go to open_state.
59
60 WHEN grappler_pressed_S0 =>
61     if (grappler = '1') then
62         next_state <= grappler_pressed_S0;
63     else
64         next_state <= open_state;
65     end if;
66
67 -- the grappler is now in its OPEN STATE, which is again, OBVIOUSLY going to be opened!
68 -- in this case, the grappler is only changing when grappler_en = 1 AND grappler = 1
69 -- otherwise, the grappler stays open
70
71 WHEN open_state =>
72     if (grappler_en = '1' AND grappler = '1') then
73         next_state <= grappler_pressed_open;
74     else
75         next_state <= open_state;
76     end if;
77
78
79
```



Cont.

```
80 -- this state is used to detect the press of button when the grappler is open
81 -- if the button is being hold, stay, if not, go to closed_state
82
83 WHEN grappler_pressed_open =>
84     if ( grappler = '1') then
85         next_state <= grappler_pressed_open;
86
87     else
88         next_state <= closed_state;
89
90     end if;
91
92 -- just a redirection to S0 because no state machine diagram is being shown
93 -- (when there are only two states)
94 WHEN closed_state =>
95     next_state <= S0;
96
97
98 END CASE;
99
100 END PROCESS;
101
```

Cont.

```
102 -- Moore Machine, the output only depends on its current state --
103 DECODER_SECTION: process(current_state)
104
105     BEGIN
106         -- when it is in its open state, the output is ZERO
107         -- when it is in its close state and S0, the output is ONE
108         CASE current_state is
109             WHEN S0 =>
110
111                 grappler_on <= '1';
112
113             WHEN grappler_pressed_S0 =>
114
115                 grappler_on <= '1';
116
117             WHEN open_state =>
118
119                 grappler_on <= '0';
120
121             WHEN grappler_pressed_open =>
122
123                 grappler_on <= '0';
124
125             WHEN closed_state =>
126
127                 grappler_on <= '1';
128
129         END CASE;
130
131     END PROCESS;
132 END G_Logic;
```

# VHDL Design for State Machine (Mealy): XY Motion

```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7
8  entity XY_Motion is port
9  (
10     CLK           : in std_logic;
11     reset         : in std_logic;
12     X_GT          : in std_logic;
13     X_EQ          : in std_logic;
14     X_LT          : in std_logic;
15     motion        : in std_logic;
16     Y_GT          : in std_logic;
17     Y_EQ          : in std_logic;
18     Y_LT          : in std_logic;
19     extender_out   : in std_logic;
20     clk1_en       : out std_logic;
21     up1_down0_1   : out std_logic;
22     clk2_en       : out std_logic;
23     up1_down0_2   : out std_logic;
24     error         : out std_logic;
25     Capture_XY    : out std_logic;
26     extender_en   : out std_logic;
27 );
28 end XY_Motion;
29
30 --           HERE THE LOGIC BEGINS           --
31
32 architecture XY_Logic of XY_Motion is
33
34     -- four stages--
35     TYPE STATE_NAMES IS (S0, motion_pressed, moving, system_error);
36     SIGNAL current_state, next_state : STATE_NAMES;
37     SIGNAL motion_done, motion_not_done, s_error: std_logic;
38
39 BEGIN
40     motion_done <= Y_EQ AND X_EQ;
41     motion_not_done <= not(Y_EQ AND X_EQ);
42     s_error <= motion and extender_out;
43
44 Register_Section: PROCESS (CLK, reset, next_state) -- this process synchronizes the activity to a clock
45 BEGIN
46     IF (reset = '1') THEN
47         current_state <= S0;
48     ELSIF(rising_edge(CLK)) THEN
```

## Cont.

```
50     current_state <= next_state;
51     END IF;
52     END PROCESS;
53
54 TRANSITION_SECTION: Process (motion, motion_done, motion_not_done, extender_out)
55 BEGIN
56     CASE current_state IS
57
58         -- S0 is the state where the x and y coordinate is not changing
59         -- in this case, we only detect if the motion button is being pressed
60         -- if motion is one, we go to motion pressed state, otherwise we no change
61
62         when S0 =>
63
64             if ( motion = '1') then
65                 next_state <= motion_pressed;
66
67             else
68                 next_state <= S0;
69
70             end if;
71
72         -- Motion_pressed state is used to detect whether go to s_error or moving state
73         -- if extender out the s_error state occurs and everything's to be determined there
74         -- if not we check for the release of motion, when motion = 0 we go moving
75         when motion_pressed =>
76
77             if (motion = '1') then
78                 next_state <= motion_pressed;
79
80             elsif (s_error = '1') then
81                 next_state <= system_error;
82
83             elsif (motion = '0') then
84                 next_state <= moving;
85
86             end if;
87
88         -- moving state is when the RAC is moving, in this circumstances the extender would not be on
89         -- we only care about whether the xy value matches the targeted xy
90         -- if matches, go to S0 and system stop. If not, stay in this state
91         when moving =>
92
93             if (motion_not_done = '1') then
94                 next_state <= moving;
95
96             elsif( motion_done = '1' ) then
97                 next_state <= S0;
98
99             . . .
```

## Cont.

```
99         end if;
100
101     -- system_error state is being used prevent xy from being changing
102     -- to exit this state the extender_out must equal to zero, and it would be redirected back to S0
103     -- if it is not zero we stay in this state no matter what
104     when system_error =>
105
106         if ( extender_out = '1') then
107             next_state <= system_error;
108
109         elsif ( extender_out = '0') then
110             next_state <= S0;
111
112         end if;
113     END CASE;
114 END PROCESS;
115
116 -- It is a mealy machine
117 DECODER_SECTION: Process (current_state, X_GT, X_EQ, X_LT, Y_GT, Y_EQ, Y_LT)
118 BEGIN
119     CASE current_state is
120
121     -- In S0 state nothing would change at all, the machine is at rest
122     when S0 =>
123         clk1_en    <= '0';
124         up1_down0_1 <= '0';
125         clk2_en    <= '0';
126         up1_down0_2 <= '0';
127         error      <= '0';
128         Capture_XY <= '0';
129         extender_en <= '1';
130
131     -- purpose of this state is to check for s_error and capture xy value
132     when motion_pressed =>
133         clk1_en    <= '0';
134         up1_down0_1 <= '0';
135         clk2_en    <= '0';
136         up1_down0_2 <= '0';
137         error      <= '0';
138         Capture_XY <= '1';
139         extender_en <= '1';
140
141
142     -- this is when machine goes mealy, x and y counters get individual inputs from
143     -- xy motion block according to the compx4 value
144     when moving =>
145         clk1_en    <= NOT X_EQ;
146         up1_down0_1 <= X_LT;
```

Cont.

```
148         clk2_en    <= NOT Y_EQ;
149         up1_down0_2 <= Y_LT;
150         error       <= '0';
151         Capture_XY  <= '0';
152         extender_en <= '0';
153
154
155         -- s_error state essentially gives nothing to the system but the error message, therefore
156         -- everything else is being stopped
157         when system_error =>
158             clk1_en    <= '0';
159             up1_down0_1 <= '0';
160             clk2_en    <= '0';
161             up1_down0_2 <= '0';
162             error       <= CLK;
163             Capture_XY  <= '0';
164             extender_en <= '0';
165
166         END CASE;
167
168     END PROCESS;
169 END XY_Logic;
```

# VHDL Design: Bidirectional Shift Register

```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7
8  Entity Bidir_shift_reg is port
9  (
10     CLK           : in std_logic := '0';
11     RESET         : in std_logic := '0';
12     CLK_EN        : in std_logic := '0';
13     LEFT0_RIGHT1  : in std_logic := '0';
14     REG_BITS      : out std_logic_vector(3 downto 0)
15 );
16 end Entity;
17
18 -- here the circuit begins --
19 ARCHITECTURE one OF Bidir_shift_reg is
20     signal sreg      : std_logic_vector(3 downto 0);
21
22 BEGIN
23
24     process (CLK, RESET) is
25     begin
26         if (RESET = '1') then
27             sreg <= "0000";
28
29         elsif (rising_edge(CLK) AND (CLK_EN = '1')) then
30
31             if (LEFT0_RIGHT1 = '1') then
32                 sreg (3 downto 0) <= '1' & sreg(3 downto 1);
33
34             elsif (LEFT0_RIGHT1 = '0') then
35                 sreg (3 downto 0) <= sreg(2 downto 0) & '0';
36
37             end if;
38
39         end if;
40         REG_BITS <= sreg;
41     end process;
42
43 END one;
```

# VHDL Design: Target Register

```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  Entity Target_Register is port
9  (
10     CLK          : in std_logic;
11     Reset        : in std_logic;
12     Capture      : in std_logic;
13     Target_Value  : in std_logic_vector (3 downto 0);
14     Reg_Value     : out std_logic_vector (3 downto 0)
15 );
16 END ENTITY;
17
18 Architecture R_Logic of Target_Register is
19
20     --          Here the Circuit Begins          --
21
22 BEGIN
23
24     process (CLK, Reset, Capture) is
25     BEGIN
26
27         if (reset = '1') then
28             Reg_Value <= "0000";
29         elsif (Capture = '1' AND rising_edge(CLK)) then
30             Reg_Value <= Target_Value;
31         end if;
32
33     end process;
34
35 END R_Logic;
36 --          Here everything ends          --
```



# VHDL Design: Up/Down Binary Counter

```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7
8  Entity U_D_Bin_Counter4bit is port
9  (
10     CLK           : in std_logic := '0';
11     RESET         : in std_logic := '0';
12     CLK_EN        : in std_logic := '0';
13     UP1_DOWN0     : in std_logic := '0';
14     COUNTER_BITS  : out std_logic_vector(3 downto 0)
15 );
16 end Entity;
17
18 -- here the circuit begins --
19 ARCHITECTURE one OF U_D_Bin_Counter4bit IS
20     signal ud_bin_counter : UNSIGNED(3 downto 0);
21
22 BEGIN
23     --process (CLK, CLK_EN, RESET_n, UP1_DOWN0) is
24     process (CLK, RESET) is
25     begin
26         if (RESET = '1') then
27             ud_bin_counter <= "0000";
28         elsif (rising_edge(CLK)) then
29             if ((UP1_DOWN0 = '1') AND (CLK_EN = '1')) then
30                 ud_bin_counter <= (ud_bin_counter + 1);
31             elsif ((UP1_DOWN0 = '0') AND (CLK_EN = '1')) then
32                 ud_bin_counter <= (ud_bin_counter - 1);
33             end if;
34         end if;
35         COUNTER_BITS <= std_logic_vector(ud_bin_counter);
36     end process;
37 end;
```

# VHDL Design: Clock Source


```
1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7  -- clk input is the LogicalStep 50MHz clock input
8  entity Clock_Source is
9
10     port
11     (
12         SIM_FLAG          : in boolean;
13         clk_input         : in std_logic;
14         clock_out         : out std_logic
15     );
16 end entity;
17 architecture rtl of Clock_Source is
18
19     signal clk_2hz          : std_logic;
20     signal sim_clock       : std_logic;
21     signal digital_counter : std_logic_vector(23 downto 0);
22
23 begin
24
25     -- clk_divider process generates a 2Hz Clk from the 50 Mhz clk
26
27     clk_divider: process (clk_input)
28         variable counter : unsigned(23 downto 0);
29
30         begin
31             -- Synchronously update counter
32             if (rising_edge(clk_input)) then
33                 counter := counter + 1;
34             end if;
35             digital_counter <= std_logic_vector(counter);
36
37         end process;
38
39     clk_2hz <= digital_counter(23);
40
41     clk_mux: process (SIM_FLAG)
42     begin
43         if (SIM_FLAG) then
44             clock_out <= clk_input;      -- non-divided clock used for simulations
45         else
46             clock_out <= clk_2hz; -- 2Hz clock used for LogicalStep Board downloads
47         end if;
48     end process;
49 end rtl;
```

# VHDL Design: Seven Segment


```

1  -- Chengfeng Deng, Tasviq Hossain
2  -- Group 9 Section 201
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  -----
9
10 entity SevenSegment is port (
11     hex      : in  std_logic_vector(3 downto 0);  -- The 4 bit data to be displayed
12     sevenseg  : out std_logic_vector(6 downto 0)    -- 7-bit outputs to a 7-segment
13 );
14 end SevenSegment;
15
16 architecture decode_function1 of SevenSegment is
17
18     --
19     -- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits.
20     -- The segment turns on when it is '1' otherwise '0'.
21     -- Correct the appropriate assignments for the sevenseg outputs below for each of the various hex values.
22     --
23     begin
24         with hex select
25             sevenseg <=
26                 --GFEDCBA      3210      -- data in
27                 "0111111" when "0000",  -- [0]
28                 "0000110" when "0001",  -- [1]
29                 "1011011" when "0010",  -- [2]
30                 "1001111" when "0011",  -- [3]
31                 "1100110" when "0100",  -- [4]
32                 "1101101" when "0101",  -- [5]
33                 "1111101" when "0110",  -- [6]
34                 "0000111" when "0111",  -- [7]
35                 "1111111" when "1000",  -- [8]
36                 "1101111" when "1001",  -- [9]
37                 "1110111" when "1010",  -- [A]
38                 "1111100" when "1011",  -- [b]
39                 "0111001" when "1100",  -- [c]
40                 "1011110" when "1101",  -- [d]
41                 "1111001" when "1110",  -- [E]
42                 "1110001" when "1111",  -- [F]
43                 "0000000" when others;  -- [ ]
44
45     end architecture decode_function1;
46

```




## State Diagram: Extender



# Transition Table: Extender


State Table		Source State	Destination State	Condition
1		extended_state	extender_pressed_extended	(Extender)
2		extended_state	extended_state	(!Extender)
3		extender_pressed_extended	extender_pressed_extended	(Extender)
4		extender_pressed_extended	retracting_state	(!Extender)
5		extender_pressed_S0	extender_pressed_S0	(Extender)
Transitions / Encoding				
6		extender_pressed_S0	extending_state	(!Extender)
7		extending_state	extended_state	(ext_pos[...]
8		extending_state	extending_state	(!ext_pos[...]
9		retracting_state	retracting_state	(!ext_pos[...]
10		retracting_state	S0	(!ext_pos[...]
11		S0	extender_pressed_S0	(TRANSL[...]
12		S0	S0	(!TRANSL[...]
Transitions / Encoding				

## State Diagram: Grappler





## State Diagram: XY Motion







## Transition Table: XY Motion

	Source State	Destination State	Condition
1	motion_pressed	system_error	(s_error).(!motion)
2	motion_pressed	moving	(!s_error).(!motion)
3	motion_pressed	motion_pressed	(motion)
4	moving	S0	(motion_done)
5	moving	moving	(!motion_done)
6	S0	S0	(!motion)
7	S0	motion_pressed	(motion)
8	system_error	system_error	(extender_out)

# Functional Simulation of the Bidirectional Shift Register




# Functional Simulation of the Up/Down Binary Counter




# Simulation 1: Functionality of XY Motion

Chengfeng Deng,  
Tasviq Hossain  
Group 9 Section 201






## Simulation 2: Extender Operations



## Simulation 3: Grappler Operations



## Simulation 4

