The documentation and process conversion measures necessary to comply with this document shall be completed by 21 January 2026.

INCH-POUND

MIL-PRF-19500/439J
w/AMENDMENT 2
21 October 2025
SUPERSEDING
MIL-PRF-19500/439J
w/AMENDMENT 1
16 June 2023

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, NPN, SILICON, HIGH-POWER,
TYPES 2N5038 AND 2N5039,
QUALITY LEVELS JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for NPN silicon, high-power transistors for use in high-speed power-switching applications. Four levels of product assurance (JAN, JANTX, JANTXV, and JANS) are provided for each encapsulated device. Two levels of product assurance (JANHC and JANKC) are provided for each unencapsulated device.

1.2 Package outlines. The device package outlines are as follows: TO-3 in accordance with figure 1 for all encapsulated device types. See figure 2 for unencapsulated devices.

1.3 Maximum ratings. T_A = +25°C (unless otherwise specified).

	P_T (1) at T_C = +25°C	V_{CBO}	V_{CEO}	V_{EBO}	I_B	I_C	T_J and T_{STG}
	W	V dc	V dc	V dc	A dc	A dc	°C
2N5038	140	150	90	7.0	5	20	-65 to +200
2N5039	140	125	75	7.0	5	20	-65 to +200

(1) Derate linearly 800 mW/°C for T_A > +25°C, see figure 3.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A
DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics. Unless otherwise specified at T_A = +25°C.

Limit	h_{FE3} (1) V_{CE} = 5.0 V dc I_C = 12 A dc (2N5038) I_C = 10 A dc (2N5039)	$\lvert h_{fe} \rvert$ V_{CE} = 10 Vdc I_C = 2.0 A dc f = 5 MHz	$V_{CE(sat)1}$ (1) I_C = 12 A dc I_B = 1.2 A dc (2N5038) I_C = 10 A dc I_B = 1.0 A dc (2N5039)	C_{OBO} V_{CB} = 10 V dc I_E = 0 100 kHz ≤ f ≤ 1MHz	Pulse response		$R_{\theta JC}$ (2)
					ton	toff	
			V dc	pF	µs	µs	°C/W
Min	15	12					
Max		48	1.0	500	0.5	2.0	1.25

(1) Pulsed (see 4.5.1).
(2) See figure 4 for thermal impedance curve.

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JAN", "JANTX", "JANTXV", and "JANS".

1.5.2 JAN certification mark and quality level for unencapsulated devices (die). The quality level designators for unencapsulated devices (die) that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANHC" and "JANKC".

1.5.3 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.3.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".


1.5.3.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are as follows: "5038" and "5039".

1.5.4 Suffix symbols. Suffix symbols are not applicable for this specification sheet.

1.5.5 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

1.5.6 Die identifiers for unencapsulated devices (manufacturers and critical interface identifiers). The manufacturer die identifier that is applicable for this specification sheet is "A" (see figure 2 and 6.5).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.




Symbol	Dimension				Notes
	in	in	mm	mm	
	Min	Max	Min	Max	
CD		.875		22.22	
CH	.270	.380	6.86	9.65	
HR	.495	.525	12.57	13.33	4
HR_1	.131	.188	3.33	4.78	4
HT	.060	.135	1.52	3.43	
LD	.038	.053	0.97	1.35	4, 6
LL	.312	.500	7.92	12.70	
L_1		.050		1.27	6
MHD	.151	.165	3.84	4.19	4
MHS	1.177	1.197	29.90	30.40	
PS	.420	.440	10.67	11.18	3
PS_1	.205	.225	5.21	5.72	3
S_1	.655	.675	16.64	17.15	

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. These dimensions should be measured at points .050 to .055 inch (1.27 mm to 1.40 mm) below seating plane. When gauge is not used, measurement will be made at seating plane.
4. Two places.
5. The seating plane of the header shall be flat within .001 inch (0.03 mm) inside a .930 inch (23.62 mm) diameter circle on the center of the header and flat within .001 inch (0.03 mm) concave to .006 inch (0.15 mm) convex overall.
6. Lead diameter shall not exceed twice LD within L_1.
7. Terminal 1 is emitter; terminal 2 is base; case is collector.

FIGURE 1. Physical dimensions, (TO-3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.



NOTES:

1. Chip size: .200 X .200 inch (5.08 mm) ±.003 inch (0.08 mm).
2. Chip thickness: .015 inch (0.38 mm).
3. Top metal: Aluminum 30,000 Å min, 33,000 Å nominal.
4. Back metal: Al / Ti / Ni / Au for solder mount 5,000Å / 2,000Å / 7,000Å / 5,000Å
   or
   Al / Ti / Ni / Ag 15,000Å / 5,000Å / 10,000Å / 10,000Å.
5. Backside: Collector.
6. Bonding pad: B = .027 inch (0.69 mm) X .053 inch (1.35mm) ±.002 inch (0.05 mm).
   E = .023 inch (0.58 mm) X .059 inch (1.50 mm) ±.002 inch (0.05 mm).

FIGURE 2. JANHC and JANKC (A-version die dimensions).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.

3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figure 1 (TO-3) and figure 2 (die).

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.7 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table I.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4).

d. Element evaluation of un-encapsulated die (see 4.6).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not require the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.2.2 JANHC and JANKC qualification. JANHC and JANKC qualification inspection shall be in accordance with MIL-PRF-19500.

4.3 Screening (JANS, JANTXV and JANTX levels). Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurements for JANS level	Measurements for JANTX and JANTXV levels
3c (1)	Thermal impedance (see 4.3.2)	Thermal impedance (see 4.3.2)
9	I_{CEX1}, h_{FE2}, and h_{FE3}	I_{CEX1}
11	I_{CEX1}, h_{FE2}, and h_{FE3}; ΔI_{CEX1} = 100 percent of initial value or 1 µA dc, whichever is greater; Δh_{FE3} = ±20 percent of the initial value.	I_{CEX1}, h_{FE2}, and h_{FE3}; ΔI_{CEX1} = 100 percent of initial value or 1 µA dc, whichever is greater.
12	See 4.3.1	See 4.3.1
13 (2)	Subgroup 2 and 3 of table I herein; ΔI_{CEX1} = 100 percent of initial value or 1 µA dc, whichever is greater; Δh_{FE3} = ±20 percent of initial value.	Subgroup 2 of table I herein; ΔI_{CEX1} = 100 percent of initial value or 1 µA dc, whichever is greater; Δh_{FE3} = ±20 percent of initial value.

(1) Shall be performed anytime after temperature cycling, screen 3a. JANTX and JANTXV levels do not need to be repeated in screening requirements.
(2) When thermal impedance is performed prior to screen 13, it is not required to be repeated in screen 13 for JANTX and JANTXV levels.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

4.3.1 Power burn-in conditions. Power burn-in conditions are as follows: T_J = +187.5°C ±12.5°C; V_{CB} = 60 V dc ±5 V dc; T_A ≤ +100°C.

4.3.2 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3131 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{MD}, t_{SW}, (and V_H where appropriate). See figure 4 and table II, group E, subgroup 4 herein.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with MIL-PRF-19500 and table I herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JAN, JANTX, and JANTXV) of MIL-PRF-19500 and as follows. Delta measurements shall be in accordance with 4.5.3 herein.

4.4.2.1 Quality level JANS (see table E-VIA of MIL-PRF-19500).

Subgroup	Method	Condition
B3	2037	Test condition D.
B4	1037	V_{CB} = 10 V dc; ΔT_J between cycles ≥ = +100°C; $T_{on} = T_{off}$ ≥ 1 minute.
B5	1027	V_{CE} ≥ 20 V dc; P_T = 80 W at T_C = +100°C or adjusted as required by the chosen T_C to give an average lot T_J = +225°C.
B6	3131	See 4.5.2.
B7	3053	Load condition C; (unclamped inductive load) (see figure 5); T_C = +25°C; duty cycle ≤ 10 percent; R_s = 0.1Ω; $t_r = t_p$ ≤ 500ns, for qualification and large lot QCI, sample size = 22, c = 0; for small lot QCI, sample size = 6, c = 0. TEST 1: t_p = 5 ms (vary to obtain I_C); R_{BB1} = 2Ω; V_{BB1} = 10 V dc minimum; R_{BB2} = 20Ω; V_{BB2} = 4 V dc; V_{CC} = 10 V dc; I_C = 20 A; L = 70 µH, 0.1Ω. TEST 2: t_p = 5 ms (vary to obtain I_C); R_{BB1} = 40Ω; V_{BB1} = 10 V dc minimum; R_{BB2} = 20Ω; V_{BB2} = 4 V dc; V_{CC} = 10 V dc; I_C = 4.5 A; L = 500 µH, 0.1Ω.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

4.4.2.2 Quality levels JAN, JANTX and JANTXV (see table E-VIB of MIL-PRF-19500).

Subgroup	Method	Condition
B3	2037	Test condition D
B3	1037	2,000 cycles; V_{CB} = 10 V dc; ΔT_J between cycles ≥ +100°C; $t_{on} = t_{off}$ ≥ 1 minute
B5	3131	See 4.5.2, $R_{\theta JC}$ shall be 1.25°C/W.
B7	3053	Load condition C; (unclamped inductive load) (see figure 5); T_C = +25°C; duty cycle ≤ 10 percent; R_s = 0.1Ω; $t_r = t_p$ ≤ 500 ns, for qualification and large lot QCI, sample size = 22, c = 0; for small lot QCI, sample size = 6, c = 0. TEST 1: t_p = 5 ms (vary to obtain I_C); R_{BB1} = 2Ω; V_{BB1} = 10 V dc minimum; R_{BB2} = 20Ω; V_{BB2} = 4 V dc; V_{CC} = 10 V dc; I_C = 20 A; L = 70 µH, 0.1Ω. TEST 2: t_p = 5 ms (vary to obtain I_C); R_{BB1} = 40Ω; V_{BB1} = 10 V dc minimum; R_{BB2} = 20Ω; V_{BB2} = 4 V dc; V_{CC} = 10 V dc; I_C = 4.5 A; L = 500 µH, 0.1Ω.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows. Delta measurements shall be in accordance with 4.5.3 herein.

Subgroup	Method	Condition
C2	1056	Test condition B.
C2	2036	Test condition A, weight = 10 lbs. (4.54 kilograms), t = 15 s.
C6	1037	6,000 cycles; V_{CB} = 10 V dc; ΔT_J between cycles ≥ +100°C; $t_{on} = t_{off}$ ≥ 1 minute.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the tests and conditions specified for subgroup testing in table E-IX of MIL-PRF-19500, and table II herein. Delta measurements shall be in accordance with 4.5.3 herein.

4.5 Method of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

4.5.2 Thermal resistance. The thermal resistance measurements shall be performed in accordance with method 3131 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{MD}, t_{SW}, (and V_H where appropriate). See figure 4 and table II, group E, subgroup 4 herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

4.5.3 Delta measurements. Delta measurements shall be as specified below:

Step	Inspection (1) (2) (3) (4)	MIL-STD-750		Symbol	Limit	Limits	Unit
		Method	Conditions		Min	Max	
1	Collector to emitter voltage (saturated) 2N5038 2N5039	3071	 I_C = 12 A dc, I_B = 1.2 A dc I_C = 10 A dc, I_B = 1.0 A dc	$\Delta V_{CE(sat)1}$	50 mV dc change from initial value.		
2	Collector to emitter cutoff current 2N5038 2N5039	3041	Bias condition A; V_{BE} = -1.5 V dc V_{CE} = 100 V dc V_{CE} = 85 V dc	ΔI_{CEX1}	100 percent of initial value or 1µA dc, whichever is greater.		
3	Forward-current transfer ratio 2N5038 2N5039	3076	V_{CE} = 5.0 V dc I_C = 12 A dc I_C = 10 A dc	Δh_{FE3}	±25 percent change from initial value.		

(1) Devices which exceed the table I limits, herein, for this test shall not be acceptable.
(2) The delta electrical measurements for table E-VIA (JANS) of MIL-PRF-19500 are as follows:
a. Subgroup 4, see step 1 above.
b. Subgroup 5, see steps 1, 2, and 3 above.
(3) The delta electrical measurements for table E-VIB, (JAN, JANTX and JANTXV) of MIL-PRF-19500 are as follows: Subgroups 3 and 6, see steps 1, 2 and 3 above.
(4) The delta electrical measurements for table E-VII of MIL-PRF-19500 are as follows: Subgroup 6, see steps 1, 2, and 3 (JANS) above and step 3 (JAN, JANTX, and JANTXV) above.

4.6 Element evaluation of un-encapsulated die. The element evaluation of unencapsulated die shall be in accordance with appendix G of MIL-PRF-19500. As a minimum, die shall be 100-percent probed to ensure compliance with table I, subgroup 2. Burn-in duration for the JANKC level follows JANS requirements; the JANHC follows JANTX requirements.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical examination	2071					
Subgroup 2						
Thermal impedance 2/	3131	See 4.3.2	$Z_{\theta JX}$			°C/W
Breakdown voltage, collector to emitter	3011	Bias condition D, I_C = 200 mA dc, pulsed (see 4.5.1)	$V_{(BR)CEO}$			
2N5038				90		V dc
2N5039				75		V dc
Collector-emitter cutoff current	3041	Bias condition D	I_{CEO}			
2N5038		V_{CE} = 70 V dc			1	µA dc
2N5039		V_{CE} = 55 V dc			1	µA dc
Emitter to base cutoff current	3061	Bias condition D, V_{EB} = 5.0 V dc	I_{EBO}		100	µA dc
Collector-emitter cutoff current	3041	Bias condition A, V_{BE} = -1.5 V dc	I_{CEX1}			
2N5038		V_{CE} = 100 V dc			5	µA dc
2N5039		V_{CE} = 85 V dc			5	µA dc
Collector to base cutoff current	3036	Bias condition D	I_{CBO}			
2N5038		V_{CB} = 150 V dc			1	µA dc
2N5039		V_{CB} = 125 V dc			1	µA dc
Breakdown voltage, emitter to base	3026	Bias condition D, I_E = 25 mA dc	$V_{(BR)EBO}$	7.0		V dc
Base to emitter voltage (non-saturated)	3066	Test condition B, V_{CE} = 5 V dc; pulsed (see 4.5.1)	V_{BE}			
2N5038		I_C = 12 A dc			1.8	V dc
		I_C = 10 A dc				
2N5039					1.8	V dc
Base to emitter voltage (saturated)	3066	Test condition A, I_C = 20 A dc; I_B = 5 A dc	$V_{BE(sat)}$		3.3	V dc
Collector to emitter voltage (saturated)	3071	Pulsed (see 4.5.1)	$V_{CE(sat)1}$			
2N5038		I_C = 12 A dc, I_B = 1.2 A dc			1.0	V dc
2N5039		I_C = 10 A dc, I_B = 1.0 A dc			1.0	V dc

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 2 - Continued						
Collector to emitter voltage (saturated)	3071	I_C = 20 A dc, I_B = 5.0 A dc; pulsed (see 4.5.1)	$V_{CE(sat)2}$		2.5	V dc
Forward-current transfer ratio	3076	V_{CE} = 5 V dc; I_C = 0.5 A dc; pulsed (see 4.5.1)	h_{FE1}			
2N5038				50		
2N5039				30		
Forward current transfer ratio	3076	V_{CE} = 5 V dc; I_C = 2.0 A dc; pulsed (see 4.5.1)	h_{FE2}			
2N5038				50	200	
2N5039				30	150	
Forward current transfer ratio	3076	V_{CE} = 5 V dc; pulsed (see 4.5.1)	h_{FE3}			
2N5038		I_C = 12 A dc		15		
2N5039		I_C = 10 A dc		15		
Subgroup 3						
High temperature operation:		T_A = +150°C				
Collector to emitter cutoff current	3041	Bias condition A, V_{BE} = -1.5 V dc	I_{CEX2}			
2N5038		V_{CE} = 100 V dc			100	µA dc
2N5039		V_{CE} = 85 V dc			100	µA dc
Low temperature operation:		T_A = -55°C				
Forward-current transfer ratio	3076	V_{CE} = 5 V dc; pulsed (see 4.5.1),	h_{FE4}			
2N5038		I_C = 12 A dc		10		
2N5039		I_C = 10 A dc		10		
Subgroup 4						
Magnitude small-signal short-circuit forward-current transfer ratio	3306	V_{CE} = 10 V dc; I_C = 2 A dc; f = 5 MHz	$\lvert h_{FE} \rvert$	12	48	
Open circuit output capacitance	3236	V_{CB} = 10 V dc; I_E = 0 A dc; 100 kHz ≤ f ≤ 1 MHz	C_{obo}		500	pF

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 4 - Continued						
Pulse response transfer ratio	3251	Test condition A except test circuit and pulse requirements in accordance with figure 6 herein.				
Turn on time		V_{CC} = 30 V dc	t_{on}			
2N5038		I_C = 12 A dc, I_{B1} = 1.2 A dc			0.5	µs
2N5039		I_C = 10 A dc, I_{B1} = 1.0 A dc			0.5	µs
Turn off time		V_{CC} = 30 V dc	t_{off}			
2N5038		I_C = 12 A dc, I_{B1} = -I_{B2} = 1.2 A dc			2.0	µs
2N5039		I_C = 10 A dc, I_{B1} = -I_{B2} = 1 A dc			2.0	µs
Subgroup 5						
Safe operating area (dc operation)	3051	T_C = +25°C, t = 1 s, 1 cycle, see figure 7				
Test 1		I_C = 5 A dc, V_{CE} = 28 V dc				
Test 2		I_C = 0.9 A dc, V_{CE} = 45 V dc				
Test 3		I_C = 20 A dc, V_{CE} = 7.0 V dc				
Test 4 (2N5038 only)		I_C = 0.23 A dc, V_{CE} = 90 V dc				
Test 5 (2N5039 only)		I_C = 0.32 A dc, V_{CE} = 75 V dc				
Safe operating area (clamped switching)	3053	Condition B, T_C = +25°C, I_C = 20 A dc; (see figures 8 and 9)				
2N5038		Clamp voltage = 90 V dc				
2N5039		Clamp voltage = 75 V dc				
		(Device fails if clamp voltage is not reached)				
Electrical measurements		See 4.5.3, steps 1 and 3				
Subgroup 6 and 7						
Not applicable						


1/ For sampling plan, see MIL-PRF-19500.
2/ For end-point measurements, this test is required for the following subgroups:
Group B, subgroups 3, 4, and 5 (JANS).
Group B, subgroups 2 and 3 (JAN, JANTX, and JANTXV).
Group C, subgroup 2 and 6.
Group E, subgroup 1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

TABLE II. Group E inspection (all quality levels) for qualification and re-qualification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices, c = 0
Temperature cycling	1051	500 cycles	
Hermetic seal	1071	Fine and gross leak.	
Electrical measurements		Table I, subgroup 2 and 4.5.3 herein. See steps 1, 2 and 3	
Subgroup 2			45 devices, c = 0
High temperature reverse bias	1039	Condition A; 1,000 hours	
Electrical measurements		Table I, subgroup 2 and 4.5.3 herein. See step 2.	
Subgroup 3			
Not applicable			
Subgroup 4			
Thermal impedance curves		See MIL-PRF-19500.	
Subgroup 5			
Not applicable			
Subgroup 8			45 devices, c = 0
Reverse stability	1033	Condition B	

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.




NOTES:

1. This is the true inverse of the worst case thermal resistance value. All devices are capable of operating at ≤ T_J specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperature (T_J ≤ +200°C) and power/current rating specified. (See 1.3 herein.)
3. Derate design curve chosen at T_J ≤ +150°C, where the maximum temperature of electrical test is performed.
4. Derate design curves chosen at T_J ≤ +125°C, and +110°C to show power/current rating where most users want to limit T_J in their application.

FIGURE 3. Temperature-power derating graph.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

2N5038, 2N5039 T_L = 25°C
Maximum Thermal Impedance Plots



$R_{\theta JX}$ = 1.25°C/W
$Z_{\theta JX}$ = 0.6°C/W at 10ms
$Z_{\theta JX}$ = 0.75°C/W at 30ms

FIGURE 4. Thermal impedance.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.






FIGURE 5. Safe operating area for switching between saturation and cutoff - unclamped inductive load.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.



TURN-ON (t_{on}) TIME TEST CIRCUIT



TURN-ON (t_{off}) TIME TEST CIRCUIT

FIGURE 6. Switching time test circuits.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.




FIGURE 7. Maximum safe operating area graph (continuous dc).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.




FIGURE 8. Clamped inductive sweep test circuit.




FIGURE 9. Safe operating area for switching between saturation and cutoff - clamped inductive load.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.

b. Packaging requirements (see 5.1).


c. Lead finish (see 3.4.1).

d. The complete PIN, see 1.5 and 6.5.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML-19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil.


6.4 PIN construction example.

6.4.1 Encapsulated devices The PINs for encapsulated devices are constructed using the following form.



Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

6.4.2 Unencapsulated devices. The PINs for un-encapsulated devices are constructed using the following form.



6.5 List of PINs.

6.5.1 List of PINs for encapsulated devices. The following is a list of possible PINs for encapsulated devices available on this specification sheet.

PINs for devices of the base quality level	PINs for devices of the "TX" quality level	PINs for devices of the "TXV" quality level	PINs for devices of the "S" quality level
JAN2N5038	JANTX2N5038	JANTXV2N5038	JANS2N5038
JAN2N5039	JANTX2N5039	JANTXV2N5039	JANS2N5039

6.5.2 List of PINs for unencapsulated devices. The following is a list of possible PINs available on this specification sheet. The qualified JANHC and JANKC suppliers with the applicable letter version (example JANHCA2N5038) will be identified on the QML.

	Die ordering information
PIN	Manufacturer
	43611
2N5038 2N5039	JANHCA2N5038 JANHCA2N5039
2N5038 2N5039	JANKCA2N5038 JANKCA2N5039

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.

6.6 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil.

6.7 Amendment notations. The margins of this specification are marked with vertical lines to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army − CR
Navy − SH
Air Force − 85
NASA − NA
DLA − CC

Review activities:
Army − MI, SM
Navy − AS, MC
Air Force − 19

Preparing activity:
DLA - CC

(Project 5961−2025−094)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T01:54Z
Check the source to verify that this is the current version before use.