INCH-POUND

The documentation and process conversion measures necessary to comply with this revision shall be completed by 10 August 2020.

MIL-PRF-19500/621E
10 April 2020
SUPERSEDING
MIL-PRF-19500/621D
24 January 2014

PERFORMANCE SPECIFICATION

TRANSISTOR, PNP, SILICON, HIGH-POWER,
DEVICE TYPE 2N7369, QUALITY LEVELS JAN, JANTX, JANTXV, AND JANS

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for PNP silicon, high-power transistor. Four levels of product assurance (JAN, JANTX, JANTXV, and JANS) are provided as specified in MIL-PRF-19500.

1.2 Package outline. The device package outline is a three terminal flange mount header configuration (modified TO-254AA) in accordance with figure 1.

1.3 Maximum ratings. Unless otherwise specified, T_A = +25 °C.

Type	P_T (1) T_C = +25°C	V_{CBO}	V_{CEO}	V_{EBO}	I_B	I_C	T_J and T_{STG}	$R_{\theta JC}$ (2)
	W	V dc	V dc	V dc	A dc	A dc	°C	°C/W
2N7369	115	−80	−80	−7.0	−4.0	−10	−65 to +200	1.5

(1) See figure 2 for temperature-power derating curves.
(2) See figure 3, transient thermal impedance graph.

1.4 Primary electrical characteristics. Unless otherwise specified, T_A = +25 °C.

Type	h_{FE2} (1) V_{CE} = −2.0 V dc I_C = −3.0 A dc	$V_{BE(SAT)1}$ (1) I_C = −5.0 A dc I_B = −0.5 A dc	$V_{CE(SAT)1}$ (1) I_C = −5.0 A dc I_B = −0.5 A dc	C_{obo} V_{CB} = −10 V dc I_E = 0 f = 100 kHz to 1 MHz	$\lvert h_{fe} \rvert$ V_{CE} = −10 V dc V_C = −0.5 A dc f = 1 MHz
		V dc	V dc	pF	
Min	30				4.0
Max	140	−1.5	−1.0	500	20

(1) Pulsed (see 4.5.1).

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

1.5 Part or Identifying Number (PIN). The PIN is in accordance with, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JAN", "JANTX", "JANTXV" and "JANS".

1.5.2 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.2.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".

1.5.2.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are "7369".

1.5.3 Lead finish. The lead finishes applicable to this specification sheet are listed on QML-19500.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 – Semiconductor Devices, General Specification for.


DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 – Test Methods for Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil.)

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
BL	.535	.545	13.59	13.84
CH	.249	.260	6.32	6.60
LD	.035	.045	0.89	1.14
LL	.510	.570	12.95	14.48
LO	.150 BSC		3.81 BSC	
LS	.150 BSC		3.81 BSC	
MHD	.139	.149	3.53	3.78
MHO	.665	.685	16.89	17.40
TL	.790	.800	20.07	20.32
TT	.040	.050	1.02	1.27
TW	.535	.545	13.59	13.84
Term 1	Base			
Term 2	Collector			
Term 3	Emitter			

NOTES:
1. Dimensions are in inches. Millimeters are given for general information only.
2. Protrusion of ceramic eyelets included in dimension LL.
3. All terminals are isolated from case.
4. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 1. Dimensions and configuration of three terminal flange mount header package (modified TO-254AA).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.

3.4 Interface requirements and physical dimensions. The interface requirements and physical dimensions shall be as specified in MIL-PRF-19500 and on figure 1 herein.

3.4.1 Lead finish. The lead finish shall be solderable in accordance with MIL-STD-750, MIL-PRF-19500, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.4.2 Lead formation. Where a choice of lead formation is desired, it shall be specified in the acquisition document (see 6.2). When lead formation is performed, as a minimum, the vendor shall perform hermetic seal in accordance with table E-IV, screen 14 of MIL-PRF-19500 and 100 percent dc testing in accordance with subgroup 2 of table I herein on all devices that had its leads altered.

3.4.3 Lead isolation. Methods used for electrical isolation of the terminal feed-throughs shall employ material that contain a minimum of 90 percent ceramic AL_2O_3 or equivalent. Examples of such construction techniques are metalized eyelets or ceramic walled packages.

3.4.4 Polarity. The polarity and terminal configuration shall be in accordance with figure 1.

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.7 Electrical test requirements. The electrical test requirements shall be the subgroups specified in 4.4.2 and 4.4.3.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3)

c. Conformance inspection (see 4.4 and tables I and II.).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E inspection. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the associated specification that did not request the performance of table II tests, the tests specified in table II herein shall be performed by the first inspection lot of this revision to maintain qualification.

4.3 Screening (quality levels JANS, JANTX, and JANTXV only). Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurement	
	JANS level	JANTX and JANTXV levels
3c (1)	Thermal impedance (see 4.3.1)	Thermal impedance (see 4.3.1)
9	I_{CES1} and h_{FE2}	Not applicable
11	Subgroup 2 of table herein; I_{CES1} and h_{FE2}; ΔI_{CES1} = 100 percent of initial value or 2 µA dc, whichever is greater. Δh_{FE2} = ±20 percent of initial value.	I_{CES1} and h_{FE2}
12	See 4.3.2	See 4.3.2
13	Subgroups 2 and 3 of table I herein; I_{CES1} and h_{FE2}; ΔI_{CES1} = 100 percent of initial value or 2 µA dc, whichever is greater. Δh_{FE2} = ±20 percent of initial value.	Subgroup 2 of table I herein; I_{CES1} and h_{FE2}; ΔI_{CES1} = 100 percent of initial value or 2 µA dc, whichever is greater. Δh_{FE2} = ±20 percent of initial value.
17	Dielectric withstanding voltage (see 4.3.3)	Dielectric withstanding voltage (see 4.3.3)

(1) Shall be performed anytime after temperature cycling, screen 3a; Quality levels JANTX and JANTXV do not need to be repeated in screening requirements.

4.3.1 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3131 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{SW}, $t_{MD,}$ (and V_C where appropriate. The thermal impedance limit used in screen 3c of 4.3 and table I, subgroup 2 shall comply with the thermal impedance graph on figure 3 (less than or equal to the curve value at the same t_H time) and/or shall be less than the process determined statistical maximum limit as outlined in method 3131.

4.3.2 Power burn-in conditions. Power burn-in conditions shall be as follows: T_J = +175 °C minimum, V_{CE} = −10 to −30 V dc, T_A = +30 ±5 °C.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

4.3.3 Dielectric withstanding voltage (for TO-254 packages only). The test for dielectric withstanding voltage shall be performed in accordance with method 1081 of MIL-STD-750. After the test, endpoints in accordance with subgroup 2 of table I herein shall be taken. The following details shall apply:

a. Magnitude of test voltage……..900 V dc.

b. Duration of application of test voltage……..15 seconds (min).

c. Points of application of test voltage……...All leads to case (bunch connection).

d. Method of connection……..Mechanical.

e. Kilovolt-ampere rating of high voltage source…….1,200 V/1.0 mA (min).

f. Maximum leakage current……...1.0 mA.

g. Voltage ramp up time.....500 V/second.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500 and table I herein. Electrical end-point measurements shall be in accordance with table I, subgroup 2 herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in 4.4.2.1 for quality level JANS and 4.4.2.2 for quality levels JAN, JANTX and JANTXV.

4.4.2.1 Quality level JANS (table E-VIA of MIL-PRF-19500).

Subgroup	Method	Conditions
B4	1037	$V_{CB} \geq -10$ V dc.
B5	2037	Test condition D.
B6	3131	See 4.5.2.

4.4.2.2 Quality levels JAN, JANTX, and JANTXV (table E-VIB of MIL-PRF-19500).

Subgroup	Method	Conditions
B3	1037	$V_{CB} \geq -10$ V dc.
B5	3131	See 4.5.2.
B6	1032	T_A = +200 °C.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows herein.

Subgroup	Method	Conditions
C2	1056	Test condition B.
C2	2036	Test condition A, weight = 10 pounds (4.5 kg), t = 15 seconds.
C6	1037	$V_{CB} \geq -10$ V dc.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table II herein.

4.5 Method of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:

4.5.1 Pulse response measurements. The conditions for pulse response measurement shall be as specified in section 4 of MIL-STD-750.

4.5.2 Thermal resistance. Thermal resistance measurements shall be conducted in accordance with test method 3131 of MIL-STD-750. The following details shall apply:

a. Collector current magnitude during power application shall be −1.0 A dc.

b. Collector to emitter voltage magnitude shall be ≥ −10 V dc.

c. Reference temperature measuring point shall be the case.

d. Reference point temperature shall be +25 °C ≤ T_R ≤ +75 °C and recorded before the test is started.

e. Mounting arrangement shall be with heat sink to header.

f. Maximum limit of $R_{\theta JC}$ shall be 1.5 °C/W.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical examination	2071					
Subgroup 2						
Thermal impedance 2/	3131	See 4.3.1	$Z_{\theta JC}$			°C/W
Collector to emitter breakdown voltage	3011	Bias condition D; I_C = −0.2 A dc; pulsed (see 4.5.1)	$V_{CEO(sus)}$	−80		V dc
Emitter to base cutoff current	3061	Bias condition D; V_{EB} = −7 V dc	I_{EBO}		−5.0	mA dc
Collector to emitter cutoff current	3041	Bias condition A; V_{BE} = −1.5 V dc; V_{CE} = −80 V dc	I_{CEX1}		−20	µA dc
Collector to emitter cutoff current	3041	Bias condition C; V_{CE} = −70 V dc	I_{CES1}		−20	µA dc
Base to emitter saturated voltage	3066	Test condition A; I_C = −5 A dc; I_B = −0.5 A dc; pulsed (see 4.5.1)	$V_{BE(sat)1}$		−1.5	V dc
Collector - emitter saturated voltage	3071	I_C = −5 A dc; I_B = −0.5 A dc; pulsed (see 4.5.1)	$V_{CE(sat)1}$		−1.0	V dc
Forward - current transfer ratio	3076	V_{CE} = −2.0 V dc; I_C = −1.0 A dc; pulsed (see 4.5.1)	h_{FE1}	50	175	
Forward - current transfer ratio	3076	V_{CE} = −2.0 V dc; I_C = −3.0 A dc; pulsed (see 4.5.1)	h_{FE2}	30	140	
Subgroup 3						
High-temperature operation:		T_A = +150 °C				
Collector to emitter cutoff current	3041	Bias condition C; V_{CE} = −70 V dc	I_{CES2}		−5.0	mA dc
Low-temperature operation:		T_A = −55 °C				
Forward-current transfer ratio	3076	V_{CE} = −2.0 V dc; I_C = −3.0 A dc; pulsed (see 4.5.1)	h_{FE3}	12		

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection − Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 4						
Switching parameters						
Pulse delay time		See figure 4	t_d		0.2	µs
Pulse rise time		See figure 4	t_r		1.3	µs
Pulse storage time		See figure 4	t_s		1.4	µs
Pulse fall time		See figure 4	t_f		1.2	µs
Magnitude of small-signal short-circuit forward-current transfer ratio	3306	V_{CE} = −10 V dc; I_C = −0.5 A dc; f = 1 MHz	|hfe|	4.0	20	
Open circuit output capacitance	3236	V_{CB} = −10 V dc; I_E = 0; f = 100 kHz to 1 MHz	C_{obo}		500	pF
Subgroup 5						
Safe operating area (continuous dc)	3051	T_C = +25 °C; t ≥ 1 s; 1 cycle (see figure 5)				
Test 1		V_{CE} = −11.5 V dc; I_C = −10 A dc				
Test 2		V_{CE} = −45 V dc; I_C = −2.5 A dc				
Test 3		V_{CE} = −60 V dc; I_C = −0.9 A dc				
Safe operating area (switching)	3053	See figures 6 and 7 (clamped inductive); T_A = +25 °C; I_C = −10 A dc; V_{CC} = −11.5 V dc; clamp voltage = 80 V dc				
Electrical measurements		See table I, subgroup 2				
Subgroups 6 and 7						
Not applicable						


1/ For sampling plan, see MIL-PRF-19500.
2/ For end-point measurements, this test is required for the following subgroups:
Group B, subgroups 3, 4 and 5 (JANS).
Group B, subgroups 2 and 3 (JAN, JANTX, JANTXV).
Group C, subgroups 2 and 6.
Group E, subgroup 1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

TABLE II. Group E inspection (all quality levels) for qualification or requalification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices, c = 0
Temperature cycling	1051	500 cycles.	
Hermetic seal	1071	Fine and gross leak.	
Electrical measurements		See table I, subgroup 2.	
Subgroup 2			45 devices, c = 0
High temperature reverse bias	1039	Condition A, 1,000 hours.	
Electrical measurements		See table I, subgroup 2.	
Subgroup 4			
Thermal impedance curves		See MIL-PRF-19500.	Sample size N/A
Subgroups 5 and 6			
Not applicable			
Subgroup 8			45 devices, c = 0
Reverse stability	1033	Condition A for devices ≥ 400 V, condition B for devices < 400 V.	

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.




NOTES:

1. Maximum theoretical derate design curve. This is the true inverse of the worst case thermal resistance value. All devices are capable of operating at ≤ T_J specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperatures and power rating specified. (See paragraph 1.3)
3. Derate design curve chosen at T_J ≤ +150 °C, where the maximum temperature of electrical test is performed.
4. Derate design curve chosen at T_J ≤ +125 °C, and +110 °C to show power rating where most users want to limit T_J in their application.

FIGURE 2. Temperature-power derating graph.


Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.




T_C = +25 °C. Thermal resistance = 1.5 °C/W.

FIGURE 3. Transient thermal impedance graph.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.



TEST CIRCUIT A



TEST CIRCUIT B

NOTES:

1. The input waveform is supplied by a pulse generator with the following characteristics: tr ≤ 20.0 ns, tf ≤ 1µs, 10 µs ≤ PW ≤ 100 µs, Z_{OUT} = 50 Ω, duty cycle ±2 percent.
2. Output waveforms are monitored on an oscilloscope with the following characteristics: tr ≤ 5 ns, Z_{IN} ≥ 100 kΩ, C_{IN} ≤ 12 pF.
3. Test circuit A for td and tr; test circuit B for ts and tf.

FIGURE 4. Pulse response test circuits.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.




FIGURE 5. Safe operating area.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.





FIGURE 6. Safe operating area for switching between saturation and cutoff (clamped inductive load).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.



PROCEDURE:

1. With switch S closed, set the specified test conditions.
2. Open S. Device fails if clamp voltage is not reached.
3. Perform specified end-point electrical tests.

NOTES:

1. The coil used shall provide a minimum inductance of 4 mH at 20 A with a maximum dc resistance of 0.5 Ω with a Q ≥ 100 at 1 kHz. For reference only: Stanford Miller CK-20 or equivalent.
2. R_S ≤ 1 Ω, non-inductive.

FIGURE 7. Clamped inductive sweep test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD personnel, these personnel need to contact the responsible packaging activity to ascertain requisite packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Department or Defense Agency, or within the Military Department's System Command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents must specify the following:

a. Title, number, and date of this specification.


b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1) and if applicable, any needed lead formation (see 3.4.4).

d. The complete PIN, see 1.5 and 6.5.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML-19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil.

6.4 PIN construction example. The PINs for encapsulated devices are constructed using the following form:



Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.

6.5 List of PINs. The following is a list of possible PINs available on this specification sheet.

Base quality level	Quality level "TX"	Quality level "TXV"	Quality level "S"
JAN2N7369	JANTX2N7369	JANTXV2N7369	JANS2N7369

6.6 Interchangeability information. The die of device type 2N7369 covered by this specification sheet is the same die as device type 2N3792 covered by MIL-PRF-19500/379. However, the package outline of this specification sheet is a TO-254AA package whereas the package outline of MIL-PRF-19500/379 is a TO-204AA (formerly TO-3) package. The devices from this specification sheet are preferred over the devices of MIL-PRF-19500/379 whenever interchangeability is not a problem.

6.7 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil or by facsimile (614) 692-6939 or DSN 850-6939.

6.8 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extent of the changes.

Custodians:
Army − CR
Navy − EC
Air Force − 85
NASA − NA
DLA − CC

Review activities:
Army − AR, MI, SM
Navy − AS
Air Force − 19

Preparing activity:
DLA − CC

(Project 5961−2020−029)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:15Z
Check the source to verify that this is the current version before use.