INCH-POUND

MIL-M-28787/501(SH)
16 November 1989

MILITARY SPECIFICATION

MODULES, STANDARD ELECTRONIC

MIL-STD-1397 INTERFACE, TYPE A/PIC MODULE, KEY CODE AWC

This specification is approved for use by the Naval Sea Systems Command, Department of the Navy, and is available for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the modules described herein shall consist of this specification and the latest issue of MIL-M-28787.

1. SCOPE

1.1 Scope. This document establishes the requirements and test procedures for the acquisition of an electronic MIL-STD-1397 type A/Peripheral Input Channel (PIC) module.

1.2 Classification. This specification covers two classes of modules. Classes I and II as specified in MIL-STD-1389.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Commander, Naval Sea Systems Command, Code SEA-55Z3, Department of the Navy, Washington, D.C. 20362-5101, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

AMSC N/A FSC 5963
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specification and standards. The following specification and standards form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

MILITARY

MIL-M-28787 - Modules, Standard Electronic, General Specification for.

STANDARDS

MILITARY

MIL-STD-1389 - Design Requirements for Standard Electronic Modules.

MIL-STD-1665 - Test Equipment for the Standard Electronic Modules Program.

(Unless otherwise indicated, copies of federal and military specifications, standards, and handbooks are available from the Naval Publications and Forms Center, (ATTN: NPODS), 5801 Tabor Avenue, Philadelphia, PA 19120-5099.)

2.2 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Qualification. Modules furnished under this specification shall be products which are authorized by the qualifying activity for listing on the applicable qualified products list by the time of award of contract (see 4.5).

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

3.2 General requirements. The module shall comply with the requirements of MIL-M-28787 except as modified herein.

3.3 Correlation requirements. Before any production modules are tested, all testers and test equipment shall be correlated in accordance with MIL-M-28787.

3.4 Failure rate requirements. All modules procured to this specification shall have a predicted failure rate no greater than 5.751 failures per million operating hours for class I or 20.01 failures per million operating hours for class II, when predicted in accordance with MIL-STD-1389. When a class II module is used in a class I environment, the failure rate for class I shall be used for reliability prediction.

3.5 Performance requirements. The module shall conform to the electrical requirements specified in table I and shall operate within the environment of design class I or class II as specified in MIL-STD-1389.

3.5.1 Substitutability. Class II modules are substitutable for class I modules. When class II modules are used in class I environments, the failure rate for class I shall be used for reliability prediction.

3.6 Module configuration requirements. The module configuration requirements shall be in accordance with MIL-STD-1389 and as specified herein.

3.6.1 Key code. The module key code shall be AWC.

3.6.2 Size. The module size shall be 2A Format B.

3.6.3 Weight. The module shall have a maximum weight of 112 grams.

3.6.4 Contact pins. The module shall have 100 contact pins positioned 1 through 50 in one row and 51 through 100 in the other row.

3.6.5 Fin position. The module shall have an insertion and extraction and heat dissipation fin on increment A.

3.6.6 Depth. The module shall have no additional depth requirements.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE 1. Module electrical requirements.

Test cond	Parameter 5/	Ref test table	Test type 1/-3/	25 ± 5°C 4/ Min	25 ± 5°C 4/ Max	Class J 4/ 0 ± 3°C 60 ± 5°C Min	Class J 4/ 0 ± 3°C 60 ± 5°C Max	Class H 4/ -55 ± 5°C 85 ± 5°C Min	Class H 4/ -55 ± 5°C 85 ± 5°C Max	Units
A1	Isolation	II	S	10	INF	10	INF	10	INF	MOhm
A2,A3	Isolation	II	X	10	INF	10	INF	10	INF	MOhm
B1-B27	Continuity	III	X	0	1	0	1	0	1	Ohm
C	Power supply stress	IV	S	---------- Module shall pass all remaining tests ----------						
D1-D4	Ibd	V	S	0.0	0.1	0.0	0.1	0.0	0.1	
D5	Ibd	V	S	0.0	0.4	0.0	0.4	0.0	0.1	
D6-D8	Ibd	V	S	0.0	0.1	0.0	0.1	0.0	0.4	
D9	Ibd	V	S	0.0	0.4	0.0	0.4	0.0	0.2	
D10-D12	Ibd	V	S	0.0	0.2	0.0	0.2	0.0	0.2	
D13,D14	Ibd	V	S	0.0	0.1	0.0	0.1	0.0	0.1	
E1-E4	Ios	VI	S	10.0 -220.0	125.0 -30.0	10.0 -220.0	125.0 -30.0	10.0 -220.0	125.0 -30.0	
E5-E36	Ios	VI	S	10.0	125.0	10.0	125.0	10.0	125.0	
E37-E47	Ios	VI	S	-5.0	-5.2	-5.0	-5.2	-5.0	-5.2	
E48,E49	Ios	VI	S	10.0	125.0	10.0	125.0	10.0	125.0	
E50-E54	Ios	VI	S							
F1,F2	Ith	VII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	
F3-F6	Ith	VII	X	-0.0	0.12	-0.0	0.12	-0.0	0.12	
F7	Ith	VII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	
F8-F11	Ith	VII	X	-0.0	0.12	-0.0	0.12	-0.0	0.12	
F12	Ith	VII	X	-2.0	0.05	-2.0	0.05	-2.0	0.05	
F13	Ith	VII	X	-8.0	0.2	-8.0	0.2	-8.0	0.2	
F14,F15	Ith	VII	X	-2.0	0.05	-2.0	0.05	-2.0	0.05	
F16	Ith	VII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	
F17	Ith	VII	X	-1.44	0.08	-1.44	0.08	-1.44	0.08	
F18,F19	Ith	VII	X	-0.0	0.04	-0.0	0.04	-0.0	0.04	

- See footnotes on next page.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE I. Module electrical requirements - Continued.

Test cond	Parameter 5/	Ref test table	Test type 1/-3/	25 ± 5°C 4/ Min	25 ± 5°C 4/ Max	Class J 4/ 0 ± 5°C 60 ± 5°C Min	Class J 4/ 0 ± 5°C 60 ± 5°C Max	Class H 4/ -55 ± 5°C 85 ± 5°C Min	Class H 4/ -55 ± 5°C 85 ± 5°C Max	Units
F20	Ith	VII	x	-0.6	0.04	-0.6	0.04	-0.8	0.04	mA
F21	Ith	VII	x	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
F22	Ith	VII	x	-2.0	0.05	-2.0	0.05	-2.0	0.05	mA
G1,G2	Iil	VIII	x	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G3-G6	Iil	VIII	x	-0.0	0.12	-0.0	0.12	-0.0	0.12	mA
G7	Iil	VIII	x	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G8-G11	Iil	VIII	x	-0.0	0.12	-0.0	0.12	-0.0	0.12	mA
G12	Iil	VIII	x	-2.0	0.05	-2.0	0.05	-2.0	0.05	mA
G13	Iil	VIII	x	-0.0	0.2	-0.0	0.2	-0.0	0.2	mA
G14,G15	Iil	VIII	x	-2.0	0.05	-2.0	0.05	-2.0	0.05	mA
G16	Iil	VIII	x	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G17	Iil	VIII	x	-1.44	0.08	-1.44	0.08	-1.44	0.08	mA
G18,G19	Iil	VIII	x	-0.0	0.04	-0.0	0.04	-0.0	0.04	mA
G20	Iil	VIII	x	-0.6	0.04	-0.6	0.04	-0.6	0.04	mA
G21	Iil	VIII	x	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G22	Iil	VIII	x	-2.0	0.05	-2.0	0.05	-2.0	0.05	mA
H1-H4	Voh	IX	x	-1.5	1.5	-1.5	1.4	-1.5	1.5	V
H5-H38	Voh	IX	x	2.4	4.5	2.4	4.5	2.4	4.5	V
H39-H54	Voh	IX	x	-1.5	1.5	-1.5	1.5	-1.5	1.5	V
J1-J4	Vol	X	x	-17.5	-10.0	-17.5	-10.0	-17.5	-10.0	V
J5-J38	Vol	X	x	0.0	0.5	0.0	0.5	0.0	0.5	V
J39-J49	Vol	X	x	-17.5	-10.0	-17.5	-10.0	-17.5	-10.0	V
J50,J51	Vol	X	x	0.0	0.5	0.0	0.5	0.0	0.5	V
J52-J58	Vol	X	x	-17.5	-10.0	-17.5	-10.0	-17.5	-10.0	V
L1-L8	Vio	XI	6	-1.5	0.0	-1.5	0.0	-1.5	0.0	V
M1	PSFC	XII	6	7.7	14.0	7.7	14.0	7.7	14.0	uF
M2	PSFC	XII	6	4.4	9.2	4.4	9.2	4.4	9.2	uF
M3	PSFC	XII	6	13.7	25.6	13.7	25.6	13.7	25.6	uF

1/ See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE I. Module electrical requirements - Continued.

Test cond	Parameter 5/	Ref test table	Test type 1/-3/	25 ± 5°C 4/		Class I 4/ 0 ± 5°C 80 ± 5°C		Class II 4/ -55 ± 5°C 85 ± 5°C		Units
				Min	Max	Min	Max	Min	Max	
N1	Ioc	XIII	X	318	744	318	744	318	744	mA
N2	Ioc	XIII	X	-240	-34	-240	-34	-240	-34	mA
P1,P2	Functional	XIV	X	See table XIV						
Q1,Q2	Dynamic	XV	S	See table XV						
Q3,Q4	Dynamic	XV	Q	See table XV						
R1-R20	C1/D	XVII	Q	2	50	2	50	2	50	pF
R21	C1/D	XVII	Q	2	100	2	100	2	100	pF
R22,R23	C1/D	XVII	Q	2	75	2	75	2	75	pF
R24	C1/D	XVII	Q	2	50	2	50	2	50	pF
R25	C1/D	XVII	Q	4	175	4	175	4	175	pF
R26-R28	C1/D	XVII	Q	2	75	2	75	2	75	pF
R29	C1/D	XVII	Q	4	125	4	125	4	125	pF
R30-R32	C1/D	XVII	Q	4	75	4	75	4	75	pF
R33	C1/D	XVII	Q	2	75	2	75	2	75	pF
R34	C1/D	XVII	Q	2	50	2	50	2	50	pF
R35	C1/D	XVII	Q	8	200	8	200	8	200	pF
R36-R42	C1/D	XVII	Q	8	175	8	175	8	175	pF
T1-T3	PSTR	XVIII	Q	0	400	0	400	0	400	mV

- See footnotes on next page.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

1/ "X" parameters shall be 100 percent tested during the module acceptance test.

2/ "S" parameters shall be sample acceptance tested (1 percent or two modules from each inspection lot, whichever is greater) at 25°C.

3/ "Q" parameters shall be tested during qualification testing only.

4/ Unless otherwise specified in the test table, limits are for initial and end-of-life.

5/ Abbreviations used in table I are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

3.6.7 Holddown holes. The module shall have no additional requirements for location or quantity of holddown holes.

3.6.8 Marking. Marking shall be as specified in MIL-STD-1389, and the module shall be marked with the military part or identifying number M28787/501-1 for class I and M28787/501-2 for class II. No marking shall interfere with heat dissipation from the fin (such as affixing a label which may act as a heat barrier).

3.7 Circuit pin configuration. The functional block diagram shall conform to figure 1. The pin assignments shall conform to figure 2.

3.8 Acceptance test. All production modules shall be tested in accordance with footnotes 1 and 2 in table I.

3.9 End-of-life limits. Modules which have been plugged into an operating system, or exceed 2 years from date of manufacture and are to be tested, shall be capable of conforming to the 25°C end-of-life limits in table I (see 6.2).

3.10 Power supply voltage. Unless otherwise specified herein, the module shall be capable of conforming to the requirements in table I for a power supply voltage (Vcc) of 5.5 V dc and (V2) of -16.5 V dc.

3.11 Parallel outputs. Paralleling of outputs is not permissible.

4. QUALITY ASSURANCE PROVISIONS

4.1 Quality assurance. The quality assurance provisions of MIL-M-28787 shall apply.

4.2 Acceptance tests. Acceptance tests of all modules shall be in accordance with procedures and equipment specified in MIL-M-28787.

4.3 Test equipment. Test equipment specified on figures and in tables with a designator shall be as specified in MIL-STD-1665. Other equipment and components shall be as specified on the figures. Unless otherwise specified herein, all resistors shall be metal film and all capacitors shall be ceramic.

4.4 Test procedures. The module shall be tested as specified in table I.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 1. AWC functional block diagram.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 1. AWC functional block diagram - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 2. AWC pin assignment.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

4.4.1 Alternate test methods. Alternate test methods may be employed if approved by the Standard Electronic Modules Quality Assurance Activity (SEM-QAA) and they conform to the requirements of MIL-M-28787.

4.4.2 Order of testing. Test conditions A through T shall be performed in any order with the following exceptions. Test conditions A, C, D, E, and L are stress tests and shall be performed only at 25 ± 5°C. If test conditions A, C, D, E or L are part of a sequence of tests, the order of testing shall be as follows: A, C, D, E, and L where applicable, followed by the remaining tests in the sequence.

4.4.3 Multiple testing of pins. Singular pins listed multiple times in a test table indicate multiple devices connected to the pins. The module shall be tested so that each device connected to a pin is exercised and tested.


4.5 Qualification testing. Initial qualification tests and periodic check tests shall be performed in accordance with the test plan specified in MIL-M-28787 with the following modifications or additions.

4.5.1 Operating temperature tests. The operating temperature tests shall be conducted in accordance with MIL-M-28787. Before starting these tests, test conditions A through T in table I shall be performed in the order specified in 4.4.2 using the initial limits at 25°C ambient. When electrical testing is called for at the end of each temperature stabilization period, test conditions B, F through J and M through Q shall be performed in the order specified in 4.4.2 using the initial limits for the applicable operating temperature. At all other times during the operating temperature tests, the module shall be operated in the test circuit shown on figure 3.

4.5.1.1 Component temperature test. The component temperature test shall be conducted in accordance with MIL-M-28787. The module shall be operated as shown on figure 3.

4.5.2 Vibration tests. The vibration tests shall be conducted in accordance with MIL-M-28787. During the vibration tests, the module shall be operated in the test circuit shown on figure 4. Following the vibration tests, the electrical tests in table I which are marked with an "X" in the test type column, and test condition M, shall be performed using the initial limits at 25 ± 5°C ambient.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.



NOTE:

1. Military Reconfigurable Processor (MRP) or emulator capable of reproducing system backpanel characteristics.

FIGURE 3. AWC operating temperature and component temperature test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 4. AWC vibration test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.


4.5.3 Life test. The life test shall be conducted in accordance with MIL-M-28787. The module shall be operated as shown on figure 5. Following the life test and while still at the maximum class temperature, electrical tests B, F through J and M through Q shall be performed in the order specified in 4.4.2 using the operating temperature end-of-life requirements in table I. Following the return of the module to 25 ± 5°C, electrical tests B, F through J and M through Q shall be performed in the order specified in 4.4.2 using the 25 ± 5°C ambient end-of-life requirements in table I.

4.5.4 Thermal shock test. The thermal shock test shall be conducted in accordance with MIL-M-28787. The module shall be unpowered during this test. Following the thermal shock test, the electrical tests in table I which are marked with an "X" in the test type column, shall be performed using the initial limits at 25 ± 5°C ambient.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-28787.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.



NOTE:

1. MRP or emulator capable of reproducing system backpanel characteristics.

FIGURE 5. AWC life test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Definitions. Negative (-) current is current directed out of the module pin and positive (+) current is current directed into the module pin. Abbreviations used in this specification are defined as follows:

(a) Cin = input capacitance.
(b) Ci/o = input/output capacitance.
(c) Cout = output capacitance.
(d) Ibd = input breakdown current.
(e) Icc = power supply current.
(f) Iih = input high level current.
(g) Iil = input low level current.
(h) Iin = input forcing current.
(i) Ioh = output high level current.
(j) Iol = output low level current.
(k) Ios = output short circuit current.
(l) NA = not applicable.
(m) PSFC = power supply filter capacitance.
(n) PSTA = power supply transient amplitude.
(o) Vic = input clamp diode voltage.
(p) Vih = input high level voltage.
(q) Vil = input low level voltage.
(r) Vin = input forcing voltage.
(s) Voh = output high level voltage.
(t) Vol = output low level voltage.
(u) Vout = output forcing voltage.

6.2 End-of-life. When any individual module circuit parameter fails to conform to the end-of-life requirements in table I, the module is considered to have completed its useful life (see 3.9).

6.3 Module description. The following electrical parameters reflect the -55°C to 85°C end-of-life parameters in table I. Operating power supply voltage range: (Vcc) 4.5 V dc to 5.5 V dc and (V2) -13.5 V dc to -16.5 V dc module power dissipation: 8.05 W (max); 4.95 W (typical).

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
TEST N	-1.5	0.4	2.4	-0.2	0.02	0.1	100
LD EI N+1	-1.5	0.4	2.4	-0.2	0.02	0.1	75
INTFC BIT 4	NA	0.4	2.4	-0.8	0.12	NA	200
INTFC BIT 5	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 6	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 7	NA	0.4	2.4	-0.8	0.12	NA	175
LD ID N	-1.5	0.4	2.4	-0.2	0.02	0.1	75
INTFC BIT 0	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 1	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 2	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 3	NA	0.4	2.4	-0.8	0.12	NA	175
ID ACK N	NA	0.4	2.4	-2.0	0.05	0.1	50
PWR UP CLR	NA	0.4	2.4	-8.0	0.02	0.4	175
EF ACK N	NA	0.4	2.4	-2.0	0.05	0.1	75

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters - Continued.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
OD ACK N	NA	0.4	2.4	-2.0	0.05	0.1	75
LD ID N+1	-1.5	0.4	2.4	-0.2	0.02	0.1	75
IO CLK	-1.5	0.4	2.4	-1.44	0.08	0.4	125
EI+LD C	-1.5	0.4	2.4	-0.8	0.04	0.2	75
N	-1.5	0.4	2.4	-0.8	0.04	0.2	75
RCV DATA	-1.5	0.4	2.4	-0.6	0.04	0.2	75
TEST N+1	-1.5	0.4	2.4	-0.2	0.02	0.1	75
EI ENBL N	NA	0.4	2.4	-2.0	0.05	0.1	50
ID BIT 0 N	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 1 N	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 2 N	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 3 N	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 4 N	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 5 N	NA	-10.0	-1.5	NA	NA	NA	50

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters - Continued.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
ID BIT 6 N	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 7 N	NA	-10.0	-1.5	NA	NA	NA	50
ODR N	NA	-10.0	-1.5	NA	NA	NA	50
EFR N	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 0 N+1	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 1 N+1	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 2 N+1	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 3 N+1	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 4 N+1	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 5 N+1	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 6 N+1	NA	-10.0	-1.5	NA	NA	NA	50
ID BIT 7 N+1	NA	-10.0	-1.5	NA	NA	NA	50
EIR N	NA	-10.0	-1.5	NA	NA	NA	50
IDR N	NA	-10.0	-1.5	NA	NA	NA	50

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.2 Output parameters.

Signal	Voh min (V)	Vol max (V)	Ioh max (mA)	Iol max (mA)	Ios max (mA)	Cout max (pF)
OD BIT 7 N	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 6 N	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 5 N	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 4 N	-1.5	-10.0	-0.16	1.6	125.0	NA
INTFC BIT 4	2.4	0.5	-0.16	1.6	-30.0	200
INTFC BIT 5	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 6	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 7	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 0	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 1	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 2	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 3	2.4	0.5	-0.16	1.6	-30.0	175
OD BIT 0 N	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 1 N	-1.5	-10.0	-0.16	1.6	125.0	NA

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.2 Output parameters - Continued.

Signal	Voh min (V)	Vol max (V)	Ioh max (mA)	Iol max (mA)	Ios max (mA)	Cout max (pF)
OD BIT 2 N	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 3 N	-1.5	-10.0	-0.16	1.6	125.0	NA
IDA N	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 3 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 2 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 1 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 0 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
EFA N	-1.5	-10.0	-0.16	1.6	125.0	NA
ODA N	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 4 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 5 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 6 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
OD BIT 7 N+1	-1.5	-10.0	-0.16	1.6	125.0	NA
EIE N	-1.5	-10.0	-0.16	1.6	125.0	NA

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.2 Output parameters - Continued.

Signal	Voh min (V)	Vol max (V)	Ioh max (mA)	Iol max (mA)	Ios max (mA)	Cout max (pF)
OD REQ N	2.4	0.5	-0.4	6.0	NA	NA
EF REQ N	2.4	0.5	-0.4	6.0	NA	NA
EI REQ N	NA	0.5	-0.16	1.6	-5.2	NA
ID REQ N	NA	0.5	-0.16	1.6	-5.2	NA

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
1	tpd	ID ACK N to IDA N	-	-	-	6500	6500	6500	nS	9,12
1	tpd	EI ENBL N to EIE N	-	-	-	6500	6500	6500	nS	9,12
1	tpd	EF ACK N to EFA N	-	-	-	6500	6500	6500	nS	9,12
1	tpd	OD ACK N to ODA N	-	-	-	6500	6500	6500	nS	9,12
2	tpd	EIR N to EI REQ N	-	-	-	2220	2220	2220	nS	9,12
2	tpd	IDR N to ID REQ N	-	-	-	2220	2220	2220	nS	9,12
2	tpd	ODR N to OD REQ N	-	-	-	2220	2220	2220	nS	9,12
2	tpd	EFR N to EF REQ N	-	-	-	2220	2220	2220	nS	9,12
3	tpd	IO CLK to OD BIT 7 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 6 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 5 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 4 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 0 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 1 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 2 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 3 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 3 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 2 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 1 N+1	-	-	-	6565	6565	6565	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
3	tpd	IO CLK to OD BIT 0 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 4 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 5 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 6 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 7 N+1	-	-	-	6565	6565	6565	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 4	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 5	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 6	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 7	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 0	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 1	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 2	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 3	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 4	-	-	-	85	85	85	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
4	tpd	LD ID N to INTFC BIT 5	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 6	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 7	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 0	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 1	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 2	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 3	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 4	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 5	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 6	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 7	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 0	-	-	-	85	85	85	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter 1/	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
4	tpd	LD ID N+1 to INTFC BIT 2	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 3	-	-	-	85	85	85	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 4	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 5	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 6	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 7	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 0	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 1	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 2	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 4	-	-	-	75	75	75	nS	9,12

1/ (-) following a signal name represents a negative going signal. (+) following a signal name represents a positive going signal.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter 2/	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
5	tpd	EI+LD C (+) to INTFC BIT 5	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 6	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 7	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 0	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 1	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 2	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 3	-	-	-	75	75	75	nS	9,12
6	tsu	RCV DATA to IO CLK	300	300	300	-	-	-	nS	9,12
7	tsu	EI+LD C to IO CLK	150	150	150	-	-	-	nS	9,12
8	tsu	INTFC BIT 4 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 5 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 6 to IO CLK	130	130	130	-	-	-	nS	9,12

2/ (+) following a signal name represents a positive going signal.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
8	tsu	INTFC BIT 7 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 0 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 1 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 2 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 3 to IO CLK	130	130	130	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 4	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 5	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 6	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 7	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 0	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 1	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 2	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 3	20	20	20	-	-	-	nS	9,12
10	tsu	ID BIT 0 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 1 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
10	tsu	ID BIT 2 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 3 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 4 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 5 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 6 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 7 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 0 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 1 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 2 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 3 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 4 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 5 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 6 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
10	tsu	ID BIT 7 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 0 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 1 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 2 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 3 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 4 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 5 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 6 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 7 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.4 Module function. The parallel interface modules (type A, B, and C) contain input and output data circuits, request receivers and read/write control circuits. Each of the modules handle 8-bits of data for channel N and channel N+1. Functionally, MIL-STD-1397 type A, B, and C interfaces operate identically; the differences being in the receiver and driver circuits for the particular interface. Input data receivers receive data or interrupt codes and transfer this information to an External Interrupt/Input Data (EI/ID) register. Loading of these registers is controlled by the read/write control circuits. Output circuits consist of an output data register and output data driver. The output data driver will transmit data and acknowledge signals at the voltage level corresponding to the selected interface. The request receivers receive the channel requests (External Function Request (EFR), External Interrupt Request (EIR), Output Data Request (ODR), Input Data Request (IDR)) and transfer them to the scan, request and timing control circuits on the parallel channel adapter module.

6.4.1 Input data receivers. Inputs to the input data receivers are information outputs from a peripheral device characterized by the following levels:

(a) Nominal values of 0 volts and -15 volts to represent a "1" and a "0" respectively, with a switching threshold of -6 ± 1.5 volts (type A).

(b) Nominal values of 0 volts and -3 volts to represent a "1" and a "0" respectively, with a switching threshold of -1.5 ± 0.4 volts (type B).

(c) Nominal values of 0 volts and +3.5 volts to represent a "1" and a "0" respectively, with a switching threshold of +0.8 and +2.2 volts (type C).

Line receivers and passive resistive/capacitive networks are employed with proper biasing levels to ensure compliance with the interface levels described above. Outputs from the receivers are applied to input data registers and external interrupt registers. The test channel N and N+1 signals are also applied to the module at the receivers from the Input/Output (I/O) parallel channel control module for channel testing.

6.4.2 Input data register. The 8-bit input data register holds the input data byte. The register is controlled by the parallel channel control module (ld ID rgtr chan N/N+1).

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

The register is controlled by rd ID rgtr chan N/N+1 also from the parallel channel control module. Outputs from the input data register are placed on the interface data bus and subsequently sent to the parallel channel control module.

6.4.3 External interrupt register. The 8-bit external interrupt register holds the interrupt word read from the peripheral device via the input data receivers. The register is enabled by the ld EI rgtr chan N/N+1 signal from the read/write control circuits. The load signal is a gated EIR from the request receivers. The register is controlled by the rd EI rgtr chan N/N+1 signal from the read/write control circuits. Outputs from the external interrupt register are placed on the interface data bus and sent to the parallel channel control module.

6.4.4 Output data register. The 8-bit output data register holds the data that is destined to be transmitted to the peripheral device. Levels are characterized by the values listed in paragraph 6.4.1. The output data register is clocked by the IO clock and enabled by the ld c regtr chan N/N+1 signal from the read/write control circuits. Test signals are also applied from the parallel I/O channel control module to allow module test.

6.4.5 Output data drivers. The output data drivers convert the Transistor Transistor Logic (TTL) output data into the required level for the interface type and drive the output data lines.

6.4.6 Request receivers. The request receivers convert the IDR, EIR, ODR, an EFR from the interface level (described in paragraph 6.4.1) to TTL level. Outputs from the request receiver are applied to the parallel channel control module. The IDR and EIR signals are gated with the test chan N/N+1 signal for module testing.

6.4.7 Read/write circuits. The read/write control circuits perform the various load, test and control functions for the MIL-STD-1397 types A, B, and C modules. A pair of two-line and four-line decoders accomplish the task of differentiating between elements of channel N and channel N+1 in addition to providing the read signals for the input data and external input registers. Test signals for channel N and channel N+1 are gated with EIR and IDR to provide module testing for both channels.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins.

Signal name	Pin number	I/O	Description
TEST N	6	I	TEST CHAN N
LD EI N+1	7	I	LD EI RGTR CHAN N+1
INTFC BIT 4	9	I/O	INTFC DATA BIT 4
INTFC BIT 5	11	I/O	INTFC DATA BIT 5
INTFC BIT 6	12	I/O	INTFC DATA BIT 6
INTFC BIT 7	13	I/O	INTFC DATA BIT 7
LD ID N	14	I	LD ID RGTR CHAN N
INTFC BIT 0	15	I/O	INTFC DATA BIT 0
INTFC BIT 1	16	I/O	INTFC DATA BIT 1
INTFC BIT 2	17	I/O	INTFC DATA BIT 2
INTFC BIT 3	18	I/O	INTFC DATA BIT 3
ID ACK N	52	I	ID ACK CHAN N
PWR UP CLR	58	I	PWR UP CLR
EF ACK N	61	I	EF ACK CHAN N
OD ACK N	63	I	OD ACK CHAN N
LD ID N+1	64	I	LD ID RGTR CHAN N+1
IO CLK	65	I	IO CLK
EI+LD C	66	I	EI + LD C RGTR
N	67	I	CHAN N
RCV DATA	68	I	RCV DATA

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins - Continued.

Signal name	Pin number	I/O	Description
TEST N+1	69	I	TEST CHAN N+1
EI ENBL N	99	I	EI ENBL CHAN N
ID BIT 0 N	21	I	ID BIT 0 CHAN N
ID BIT 1 N	23	I	ID BIT 1 CHAN N
ID BIT 2 N	26	I	ID BIT 2 CHAN N
ID BIT 3 N	28	I	ID BIT 3 CHAN N
ID BIT 4 N	30	I	ID BIT 4 CHAN N
ID BIT 5 N	34	I	ID BIT 5 CHAN N
ID BIT 6 N	36	I	ID BIT 6 CHAN N
ID BIT 7 N	38	I	ID BIT 7 CHAN N
ODR N	43	I	ODR CHAN N
EFR N	45	I	EFR CHAN N
ID BIT 0 N+1	71	I	ID BIT 0 CHAN N+1
ID BIT 1 N+1	73	I	ID BIT 1 CHAN N+1
ID BIT 2 N+1	76	I	ID BIT 2 CHAN N+1
ID BIT 3 N+1	78	I	ID BIT 3 CHAN N+1
ID BIT 4 N+1	83	I	ID BIT 4 CHAN N+1
ID BIT 5 N+1	85	I	ID BIT 5 CHAN N+1
ID BIT 6 N+1	87	I	ID BIT 6 CHAN N+1
ID BIT 7 N+1	89	I	ID BIT 7 CHAN N+1

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins - Continued.

Signal name	Pin number	I/O	Description
EIR N	92	I	EIR CHAN N
IDR N	94	I	IDR CHAN N
OD BIT 7 N	2	O	OD BIT 7 CHAN N
OD BIT 6 N	3	O	OD BIT 6 CHAN N
OD BIT 5 N	4	O	OD BIT 5 CHAN N
OD BIT 4 N	5	O	OD BIT 4 CHAN N
OD BIT 0 N	46	O	OD BIT 0 CHAN N
OD BIT 1 N	47	O	OD BIT 1 CHAN N
OD BIT 2 N	48	O	OD BIT 2 CHAN N
OD BIT 3 N	49	O	OD BIT 3 CHAN N
IDA N	53	O	IDA CHAN N
OD BIT 3 N+1	54	O	OD BIT 3 CHAN N+1
OD BIT 2 N+1	55	O	OD BIT 2 CHAN N+1
OD BIT 1 N+1	56	O	OD BIT 1 CHAN N+1
OD BIT 0 N+1	57	O	OD BIT 0 CHAN N+1
EFA N	59	O	EFA CHAN N
ODA N	62	O	ODA CHAN N
OD BIT 4 N+1	95	O	OD BIT 4 CHAN N+1
OD BIT 5 N+1	96	O	OD BIT 5 CHAN N+1
OD BIT 6 N+1	97	O	OD BIT 6 CHAN N+1

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins - Continued.

Signal name	Pin number	I/O	Description
OD BIT 7 N+1	98	O	OD BIT 7 CHAN N+1
EIE N	100	O	EIE CHAN N
OD REQ N	39	O	OD REQ CHAN N
EF REQ N	41	O	EF REQ CHAN N
EI REQ N	79	O	EI REQ CHAN N
ID REQ N	80	O	ID REQ CHAN N

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

6.5 Functional test vectors. Functional test vectors are not printed herein because of their extreme length; and, even when presented as a hard copy, they require conversion to on-line format. When the entire sequence of vector groups is needed for driving devices as part of inspection, a test program output should be generated in a form compatible with test system architecture (magnetic tape format usually preferred). For reference purposes, the Naval Weapons Support Center (Code 607) maintains a limited quantity of dated, hard copy printouts of the functional test vectors and these may be obtained upon request.

Preparing activity:
Navy - SH

(Project 5963-N734)

Agent:
NWSC Crane

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE II. Isolation test.

Test cond	Test description	Connect A to pin	Connect B to pin	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
A1	Isolation, frame	C,20,33	Frame	10	INF	MOhm	1-8
A2	Isolation, used to unused pins	C	20,33				
A3	Isolation, unused to unused pins	20	33	10	INF	MOhm	1-8

NOTES:

1. Isolation test tolerance table.

Condition	Value	Accuracy	Test condition
Megohm bridge voltage	100 V	± 10 percent	A1-A3
Isolation measurement	NA	± 500 KOhm	A1-A3

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

2. The ohmmeter used shall be item R06.

3. In the setup conditions in table II, 'A' shall correspond to the positive terminal of the megohm bridge, 'B' shall correspond to the negative terminal and 'C' shall correspond to all used pins shorted together.

4. Warning: When using a megohm bridge, high voltage may be present at any of the output binding posts. Always set the megohm bridge function switch to "DISCHARGE" before connecting or disconnecting the test leads.

5. When testing for frame isolation, penetrate the anodized finish on the module frame with a sharply pointed probe connected to the negative terminal of the megohm bridge.

6. Caution: Set megohm bridge to limit current to 10 uA before applying voltage to the module.

7. The test circuit shall be as indicated on figure 6.

8. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 6. Isolation test circuit for table II.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE III. Continuity test.

Test cond	Test description	Connect A to pin	Connect B to pin	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
B1	Continuity, GND	10	25	0	1	Ohm	1-5
B2	Continuity, GND	10	40				
B3	Continuity, GND	60	75				
B4	Continuity, GND	60	90				
B5	Continuity, Vcc	1	31				
B6	Continuity, Vcc	51	81				
B7	Continuity, signal ground	10	8				
B8	Continuity, signal ground	10	19				
B9	Continuity, signal ground	10	22				
B10	Continuity, signal ground	10	24				
B11	Continuity, signal ground	10	27				
B12	Continuity, signal ground	10	29				
B13	Continuity, signal ground	10	32				
B14	Continuity, signal ground	10	35				
B15	Continuity, signal ground	10	37	0	1	Ohm	1-5

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE III. Continuity test - Continued.

Test cond	Test description	Connect A to pin	Connect B to pin	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
B16	Continuity, signal ground	10	42	0	1	Ohm	1-5
B17	Continuity, signal ground	10	44				
B18	Continuity, signal ground	60	70				
B19	Continuity, signal ground	60	72				
B20	Continuity, signal ground	60	74				
B21	Continuity, signal ground	60	77				
B22	Continuity, signal ground	60	82				
B23	Continuity, signal ground	60	84				
B24	Continuity, signal ground	60	86				
B25	Continuity, signal ground	60	88				
B26	Continuity, signal ground	60	91				
B27	Continuity, signal ground	60	93	0	1	Ohm	1-5

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES:

1. Continuity test tolerance table.

Condition	Value	Accuracy	Test condition
Continuity measurement	NA	± 0.05 Ohm	B1-B27

2. The ohmmeter used shall be item R07.

3. In the setup conditions in table III, 'A' shall correspond to the positive terminal of the ohmmeter, and 'B' shall correspond to the negative terminal.

4. The test circuit shall be as indicated on figure 7.

5. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.



1,31,51,81 +5V			MIL-STD-1397A/PIC
10,25,40,60,75,90 Ground			
20 -5.2V Not used			
30 +15.0V Not used			
50 -15.0V			
21 ID BIT 0 CHAN N		OR BIT 7 CHAN N	2
22 ID BIT 1 CHAN N		OR BIT 6 CHAN N	3
26 ID BIT 2 CHAN N		OR BIT 5 CHAN N	4
28 ID BIT 3 CHAN N		OR BIT 4 CHAN N	5
32 ID BIT 4 CHAN N		OR BIT 0 CHAN N	46
34 ID BIT 5 CHAN N		OR BIT 1 CHAN N	47
36 ID BIT 6 CHAN N		OR BIT 2 CHAN N	48
38 ID BIT 7 CHAN N		OR BIT 3 CHAN N	49
43 ODR CHAN N		IDR CHAN N	53
45 EFR CHAN N		OD BIT 3 CHAN N+1	54
71 ID BIT 0 CHAN N+1		OD BIT 2 CHAN N+1	55
73 ID BIT 1 CHAN N+1		OD BIT 1 CHAN N+1	56
75 ID BIT 2 CHAN N+1		OD BIT 0 CHAN N+1	57
78 ID BIT 3 CHAN N+1		EFR CHAN N	58
80 ID BIT 4 CHAN N+1		ODR CHAN N	62
83 ID BIT 5 CHAN N+1		OD BIT 4 CHAN N+1	93
87 ID BIT 6 CHAN N+1		OD BIT 5 CHAN N+1	90
89 ID BIT 7 CHAN N+1		OD BIT 6 CHAN N+1	87
92 EIR CHAN N		OD BIT 7 CHAN N+1	86
94 IDR CHAN N		EIE CHAN N	100
6 TEST CHAN N		OD REQ CHAN N	28
7 LD EI RGTR CHAN N+1		EF REQ CHAN N	41
14 LD ID RGTR CHAN N		EI REQ CHAN N	79
62 ID ACK CHAN N		ID REQ CHAN N	98
58 PWR UP CLR		BLOW INTFC	8
61 EF ACK CHAN N		RTN BIT 0 CHAN N	18
63 OD ACK CHAN N		RTN BIT 1 CHAN N	22
64 LD ID RGTR CHAN N+1		RTN BIT 2 CHAN N	24
65 IO CLK		RTN BIT 3 CHAN N	27
66 EI + LD C RGTR		RTN BIT 4 CHAN N	28
67 CHAN N		RTN BIT 5 CHAN N	32
68 RCV DATA		RTN BIT 6 CHAN N	36
69 TEST CHAN N+1		RTN BIT 7 CHAN N	37
99 EI ENBL CHAN N		ODR RTN CHAN N	42
9 INTFC DATA BIT 4		EFR RTN CHAN N	44
11 INTFC DATA BIT 5		RTN BIT 0 CHAN N+1	70
12 INTFC DATA BIT 6		RTN BIT 1 CHAN N+1	72
13 INTFC DATA BIT 7		RTN BIT 2 CHAN N+1	74
15 INTFC DATA BIT 0		RTN BIT 3 CHAN N+1	77
16 INTFC DATA BIT 1		RTN BIT 4 CHAN N+1	82
17 INTFC DATA BIT 2		RTN BIT 5 CHAN N+1	84
18 INTFC DATA BIT 3		RTN BIT 6 CHAN N+1	86
		RTN BIT 7 CHAN N+1	88
		EIR RTN CHAN N	91
		IDR RTN CHAN N	93

FIGURE 7. Continuity test circuit for table III.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE IV. Power supply stress test.

Test cond	Power supply	Vin (V)	Connect Positive lead to	Connect Negative lead to	25 ± 5°C Initial limits	Notes
C	Vcc	7.0	1,31,51, 81	10,25, 40,60, 75,90	Module shall pass all remaining tests.	1-6
C	V2	17.5	10,25, 40,60, 75,90	50	Module shall pass all remaining tests.	1-6

NOTES:

1. Power supply stress test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	7.0 V	+0 mV,-70 mV	C
(V2)	-17.5 V	+175 mV,-0 mV	C
Power supply current limit, (Vcc)	1.34 A	NA	C
(V2)	-0.43 A	NA	C

2. There shall be no power supply voltage overshoot on this test.

3. Connect the power supplies to the module as indicated in table IV.

4. When performing the power supply stress test, no measurements are taken. This condition shall be maintained for a minimum of 5 seconds.

5. The test circuit shall be as indicated on figure 8.

6. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 8. Power supply stress test circuit for table IV.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE V. Input breakdown current test.

Test cond	Signal name	Pin no.	Vin (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
D1	TEST N	6	5.5	0.0	0.1	mA	1-3
D2	LD EI N+1	7	〃	〃	〃	〃	〃
D3	LD ID N	14	〃	〃	〃	〃	〃
D4	ID ACK N	52	5.5	0.0	0.1	mA	1-3
D5	PWR UP CLR	58	5.5	0.0	0.4	mA	1-3
D6	EF ACK N	61	5.5	0.0	0.1	mA	1-3
D7	OD ACK N	63	〃	〃	〃	〃	〃
D8	LD ID N+1	64	5.5	0.0	0.1	mA	1-3
D9	IO CLK	65	5.5	0.0	0.4	mA	1-3
D10	EI+LD C	66	5.5	0.0	0.2	mA	1-3
D11	N	67	〃	〃	〃	〃	〃
D12	RCV DATA	68	5.5	0.0	0.2	mA	1-3
D13	TEST N+1	69	5.5	0.0	0.1	mA	1-3
D14	EI ENBL N	99	5.5	0.0	0.1	mA	1-3

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES:

1. Input breakdown current test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V2)	5.5 V -16.5 V	± 55 mV ± 165 mV	D1-D14 D1-D14
Power supply current limit, (Vcc) (V2)	1.12 A -0.36 A	NA NA	D1-D14 D1-D14
Forcing voltage, (Vin)	5.5 V	± 55 mV	D1-D14
Input current measurement	NA NA NA NA NA NA	± 5 uA ± 20 uA ± 5 uA ± 20 uA ± 10 uA ± 5 uA	D1-D4 D5 D6-D8 D9 D10-D12 D13,D14

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line using the pattern voltages listed below:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	D1-D14
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	D1-D14

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table V and the current then measured. The forcing voltage overshoot shall not exceed 100 mV.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE VI. Output short circuit current test.

Test cond	Signal name	Pin no.	Vout (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
E1	OD BIT 7 N	2	0.0	10.0	125.0	mA	1-4
E2	OD BIT 6 N	3					
E3	OD BIT 5 N	4					
E4	OD BIT 4 N	5	0.0	10.0	125.0	mA	1-4
E5	INTFC BIT 4	9	0.0	-220.0	-30.0	mA	1-4
E6	INTFC BIT 4	9					
E7	INTFC BIT 4	9					
E8	INTFC BIT 4	9					
E9	INTFC BIT 5	11					
E10	INTFC BIT 5	11					
E11	INTFC BIT 5	11					
E12	INTFC BIT 5	11					
E13	INTFC BIT 6	12					
E14	INTFC BIT 6	12					
E15	INTFC BIT 6	12					
E16	INTFC BIT 6	12					
E17	INTFC BIT 7	13					
E18	INTFC BIT 7	13					
E19	INTFC BIT 7	13					
E20	INTFC BIT 7	13	0.0	-220.0	-30.0	mA	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE VI. Output short circuit current test - Continued.

Test cond	Signal name	Pin no.	Vout (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
E21	INTFC BIT 0	15	0.0	-220.0	-30.0	mA	1-4
E22	INTFC BIT 0	15					
E23	INTFC BIT 0	15					
E24	INTFC BIT 0	15					
E25	INTFC BIT 1	16					
E26	INTFC BIT 1	16					
E27	INTFC BIT 1	16					
E28	INTFC BIT 1	16					
E29	INTFC BIT 2	17					
E30	INTFC BIT 2	17					
E31	INTFC BIT 2	17					
E32	INTFC BIT 2	17					
E33	INTFC BIT 3	18					
E34	INTFC BIT 3	18					
E35	INTFC BIT 3	18					
E36	INTFC BIT 3	18	0.0	-220.0	-30.0	mA	1-4
E37	OD BIT 0 N	46	0.0	10.0	125.0	mA	1-4
E38	OD BIT 1 N	47					
E39	OD BIT 2 N	48					
E40	OD BIT 3 N	49	0.0	10.0	125.0	mA	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE VI. Output short circuit current test - Continued.

Test cond	Signal name	Pin no.	Vout (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
E41	IDA N	53	0.0	10.0	125.0	mA	1-4
E42	OD BIT 3 N+1	54					
E43	OD BIT 2 N+1	55					
E44	OD BIT 1 N+1	56					
E45	OD BIT 0 N+1	57					
E46	EFA N	59					
E47	ODA N	62	0.0	10.0	125.0	mA	1-4
E48	EI REQ N	79	0.0	-5.8	-5.2	mA	1-4
E49	ID REQ N	80	0.0	-5.8	-5.2	mA	1-4
E50	OD BIT 4 N+1	95	0.0	10.0	125.0	mA	1-4
E51	OD BIT 5 N+1	96					
E52	OD BIT 6 N+1	97					
E53	OD BIT 7 N+1	98					
E54	EIE N	100	0.0	10.0	125.0	mA	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES:

1. Output short circuit current test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V2)	5.5 V -16.5 V	± 55 mV ± 165 mV	E1-E54 E1-E54
Power supply current limit, (Vcc) (V2)	1.12 A -0.36 A	NA NA	E1-E54 E1-E54
Forcing voltage, (Vout)	0.0 V	± 50 mV	E1-E54
Output current measurement	NA NA NA NA NA	± 5.75 mA ± 9.5 mA ± 5.75 mA ± 0.03 mA ± 5.75 mA	E1-E4 E5-E36 E37-E47 E48,E49 E50-E54

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line using the pattern voltages listed below:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	E1-E54
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	E1-E54

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table VI and the current then measured. The forcing voltage undershoot shall not exceed 100 mV.

3. When performing this test, only one output shall be tested at a time, and the duration of momentarily grounding each output shall not exceed 1 second.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE VII. Input current, high level, test.

Test cond	Signal name	Pin no.	Vih (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
F1	TEST N	6	2.4	-0.2	0.02	mA	1-3
F2	LD EI N+1	7	2.4	-0.2	0.02	mA	1-3
F3	INTFC BIT 4	9	2.4	-0.8	0.12	mA	1-3
F4	INTFC BIT 5	11					
F5	INTFC BIT 6	12					
F6	INTFC BIT 7	13	2.4	-0.8	0.12	mA	1-3
F7	LD ID N	14	2.4	-0.2	0.02	mA	1-3
F8	INTFC BIT 0	15	2.4	-0.8	0.12	mA	1-3
F9	INTFC BIT 1	16					
F10	INTFC BIT 2	17					
F11	INTFC BIT 3	18	2.4	-0.8	0.12	mA	1-3
F12	ID ACK N	52	2.4	-2.0	0.05	mA	1-3
F13	PWR UP CLR	58	2.4	-8.0	0.2	mA	1-3
F14	EF ACK N	61	2.4	-2.0	0.05	mA	1-3
F15	OD ACK N	63	2.4	-2.0	0.05	mA	1-3
F16	LD ID N+1	64	2.4	-0.2	0.02	mA	1-3
F17	IO CLK	65	2.4	-1.44	0.08	mA	1-3
F18	EI+LD C	66	2.4	-0.8	0.04	mA	1-3
F19	N	67	2.4	-0.8	0.04	mA	1-3
F20	RCV DATA	68	2.4	-0.6	0.04	mA	1-3

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE VII. Input current, high level, test - Continued.

Test cond	Signal name	Pin no.	Vih (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
F21	TEST N+1	69	2.4	-0.2	0.02	mA	1-3
F22	EI ENBL N	99	2.4	-2.0	0.05	mA	1-3

NOTES:

1. Input current, high level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	F1-F22
(V2)	-16.5 V	± 165 mV	F1-F22
Power supply current limit, (Vcc)	1.12 A	NA	F1-F22
(V2)	-0.36 A	NA	F1-F22
Forcing voltage, (Vih)	2.4 V	± 50 mV	F1-F22
Input current measurement	NA	± 11 uA	F1,F2
	NA	± 46 uA	F3-F6
	NA	± 11 uA	F7
	NA	± 46 uA	F8-F11
	NA	± 102 uA	F12
	NA	± 410 uA	F13
	NA	± 102 uA	F14,F15
	NA	± 11 uA	F16
	NA	± 76 uA	F17
	NA	± 42 uA	F18,F19
	NA	± 32 uA	F20
	NA	± 11 uA	F21
	NA	± 102 uA	F22

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line using the pattern voltages listed below:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	F1-F22
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	F1-F22

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table VII and the current then measured. The forcing voltage overshoot shall not exceed 100 mV.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE VIII. Input current, low level, test.

Test cond	Signal name	Pin no.	Vil (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
G1	TEST N	6	0.4	-0.2	0.02	mA	1-3
G2	LD EI N+1	7	0.4	-0.2	0.02	mA	1-3
G3	INTFC BIT 4	9	0.4	-0.8	0.12	mA	1-3
G4	INTFC BIT 5	11					
G5	INTFC BIT 6	12					
G6	INTFC BIT 7	13	0.4	-0.8	0.12	mA	1-3
G7	LD ID N	14	0.4	-0.2	0.02	mA	1-3
G8	INTFC BIT 0	15	0.4	-0.8	0.12	mA	1-3
G9	INTFC BIT 1	16					
G10	INTFC BIT 2	17					
G11	INTFC BIT 3	18	0.4	-0.8	0.12	mA	1-3
G12	ID ACK N	52	0.4	-2.0	0.05	mA	1-3
G13	PWR UP CLR	58	0.4	-8.0	0.2	mA	1-3
G14	EF ACK N	61	0.4	-2.0	0.05	mA	1-3
G15	OD ACK N	63	0.4	-2.0	0.05	mA	1-3
G16	LD ID N+1	64	0.4	-0.2	0.02	mA	1-3
G17	IO CLK	65	0.4	-1.44	0.08	mA	1-3
G18	EI+LD C	66	0.4	-0.8	0.04	mA	1-3
G19	N	67	0.4	-0.8	0.04	mA	1-3
G20	RCV DATA	68	0.4	-0.6	0.04	mA	1-3

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE VIII. Input current, low level, test - Continued.

Test cond	Signal name	Pin no.	Vil (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
G21	TEST N+1	69	0.4	-0.2	0.02	mA	1-3
G22	EI ENBL N	99	0.4	-2.0	0.05	mA	1-3

NOTES:

1. Input current, low level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	G1-G22
(V2)	-16.5 V	± 165 mV	G1-G22
Power supply current limit, (Vcc)	1.12 A	NA	G1-G22
(V2)	-0.36 A	NA	G1-G22
Forcing voltage, (Vil)	0.4 V	± 50 mV	G1-G22
Input current measurement	NA	± 11 uA	G1,G2
	NA	± 46 uA	G3-G6
	NA	± 11 uA	G7
	NA	± 46 uA	G8-G11
	NA	± 102 uA	G12
	NA	± 410 uA	G13
	NA	± 102 uA	G14,G15
	NA	± 11 uA	G16
	NA	± 76 uA	G17
	NA	± 42 uA	G18,G19
	NA	± 32 uA	G20
	NA	± 11 uA	G21
	NA	± 102 uA	G22

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line using the pattern voltages listed below:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	G1-G22
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	G1-G22

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table VIII and the current then measured. The forcing voltage overshoot shall not exceed 100 mV.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE IX. Output voltage, high level, test.

Test cond	Signal name	Pin no.	Ioh (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
H1	OD BIT 7 N	2	-0.16	-1.5	1.5	V	1-4
H2	OD BIT 6 N	3					
H3	OD BIT 5 N	4					
H4	OD BIT 4 N	5	-0.16	-1.5	1.5	V	1-4
H5	INTFC BIT 4	9	-0.16	2.4	4.5	V	1-4
H6	INTFC BIT 4	9					
H7	INTFC BIT 4	9					
H8	INTFC BIT 4	9					
H9	INTFC BIT 5	11					
H10	INTFC BIT 5	11					
H11	INTFC BIT 5	11					
H12	INTFC BIT 5	11					
H13	INTFC BIT 6	12					
H14	INTFC BIT 6	12					
H15	INTFC BIT 6	12					
H16	INTFC BIT 6	12					
H17	INTFC BIT 7	13					
H18	INTFC BIT 7	13					
H19	INTFC BIT 7	13					
H20	INTFC BIT 7	13	-0.16	2.4	4.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE IX. Output voltage, high level, test - Continued.

Test cond	Signal name	Pin no.	Ioh (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
H21	INTFC BIT 0	15	-0.16	2.4	4.5	V	1-4
H22	INTFC BIT 0	15					
H23	INTFC BIT 0	15					
H24	INTFC BIT 0	15					
H25	INTFC BIT 1	16					
H26	INTFC BIT 1	16					
H27	INTFC BIT 1	16					
H28	INTFC BIT 1	16					
H29	INTFC BIT 2	17					
H30	INTFC BIT 2	17					
H31	INTFC BIT 2	17					
H32	INTFC BIT 2	17					
H33	INTFC BIT 3	18					
H34	INTFC BIT 3	18					
H35	INTFC BIT 3	18					
H36	INTFC BIT 3	18	-0.16	2.4	4.5	V	1-4
H37	OD REQ N	39	-0.4	2.4	4.5	V	1-4
H38	EF REQ N	41	-0.4	2.4	4.5	V	1-4
H39	OD BIT 0 N	46	-0.16	-1.5	1.5	V	1-4
H40	OD BIT 1 N	47	-0.16	-1.5	1.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE IX. Output voltage, high level, test - Continued.

Test cond	Signal name	Pin no.	Ioh (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
H41	OD BIT 2 N	48	-0.16	-1.5	1.5	V	1-4
H42	OD BIT 3 N	49					
H43	IDA N	53					
H44	OD BIT 3 N+1	54					
H45	OD BIT 2 N+1	55					
H46	OD BIT 1 N+1	56					
H47	OD BIT 0 N+1	57					
H48	EFA N	59					
H49	ODA N	62					
H50	OD BIT 4 N+1	95					
H51	OD BIT 5 N+1	96					
H52	OD BIT 6 N+1	97					
H53	OD BIT 7 N+1	98					
H54	EIE N	100	-0.16	-1.5	1.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES:

1. Output voltage, high level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V2)	4.5 V -13.5 V	± 45 mV ± 135 mV	H1-H54 H1-H54
Power supply current limit, (Vcc) (V2)	1.12 A -0.36 A	NA NA	H1-H54 H1-H54
Forcing current, (Ioh)	-0.16 mA -0.4 mA -0.16 mA	± 16 uA ± 40 uA ± 16 uA	H1-H36 H37,H38 H39-H54
Output voltage measurement	NA NA NA	± 150 mV ± 105 mV ± 150 mV	H1-H4 H5-H38 H39-H54

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line using the pattern voltages listed below:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	H1-H54
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	H1-H54


(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing current shall be applied to the pin specified in the appropriate test conditions in table IX and the voltage then measured.


3. The load shall be as indicated on figure 9.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.



Load circuit A



Load circuit B

NOTES:

1. CR1 = 1N4148 or equivalent.

2. The load capacitance is defined as follows:

(a) C = 100 ± 10 pF (including probe and parasitic capacitance) for sample dynamic tests.

(b) C = 300 ± 30 pF (including probe and parasitic capacitance) for qualification dynamic tests.

(c) The functional test shall be performed with only a 100 ± 10 pF load (including probe and parasitic capacitance) attached to each output.

(d) C not required for any other tests.

FIGURE 9. Logic load circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

3. Select R1 for a current flow of Iol when point L is held at Vol. The values of Iol and Vol for each output are in the table below.

4. The value of R2 for each output load shall be as specified in the table below.

Pin number	R2 1/ (ohms)	Iol (mA)	Vol (volts)	Logic load circuit
9,11,12,13,15,16, 17,18	16000	1.6	0.5	A
39,41	6200	6.0	0.5	A
79,80	NA	1.6	0.5	A
2,3,4,5,46,47,48, 49,53,54,55,56, 57,59,62,95,96, 97,98,100	16000	1.6	-10.0	B

1/ All resistors are metal film, ± 1 percent, 1/4 W.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE X. Output voltage, low level, test.

Test cond	Signal name	Pin no.	Iol (mA)	25 ± 5°C Initial limits Min	Initial limits Max	Units	Notes
J1	OD BIT 7 N	2	1.6	-17.5	-10.0	V	1-4
J2	OD BIT 6 N	3					
J3	OD BIT 5 N	4					
J4	OD BIT 4 N	5	1.6	-17.5	-10.0	V	1-4
J5	INTFC BIT 4	9	1.6	0.0	0.5	V	1-4
J6	INTFC BIT 4	9					
J7	INTFC BIT 4	9					
J8	INTFC BIT 4	9					
J9	INTFC BIT 5	11					
J10	INTFC BIT 5	11					
J11	INTFC BIT 5	11					
J12	INTFC BIT 5	11					
J13	INTFC BIT 6	12					
J14	INTFC BIT 6	12					
J15	INTFC BIT 6	12					
J16	INTFC BIT 6	12					
J17	INTFC BIT 7	13					
J18	INTFC BIT 7	13					
J19	INTFC BIT 7	13					
J20	INTFC BIT 7	13	1.6	0.0	0.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE X. Output voltage, low level, test - Continued.

Test cond	Signal name	Pin no.	Iol (mA)	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
J21	INTFC BIT 0	15	1.6	0.0	0.5	V	1-4
J22	INTFC BIT 0	15					
J23	INTFC BIT 0	15					
J24	INTFC BIT 0	15					
J25	INTFC BIT 1	16					
J26	INTFC BIT 1	16					
J27	INTFC BIT 1	16					
J28	INTFC BIT 1	16					
J29	INTFC BIT 2	17					
J30	INTFC BIT 2	17					
J31	INTFC BIT 2	17					
J32	INTFC BIT 2	17					
J33	INTFC BIT 3	18					
J34	INTFC BIT 3	18					
J35	INTFC BIT 3	18					
J36	INTFC BIT 3	18	1.6	0.0	0.5	V	1-4
J37	OD REQ N	39	6.0	0.0	0.5	V	1-4
J38	EF REQ N	41	6.0	0.0	0.5	V	1-4
J39	OD BIT 0 N	46	1.6	-17.5	-10.0	V	1-4
J40	OD BIT 1 N	47	1.6	-17.5	-10.0	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE X. Output voltage, low level, test - Continued.

Test cond	Signal name	Pin no.	Iol (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
J41	OD BIT 2 N	48	1.6	-17.5	-10.0	V	1-4
J42	OD BIT 3 N	49					
J43	IDA N	53					
J44	OD BIT 3 N+1	54					
J45	OD BIT 2 N+1	55					
J46	OD BIT 1 N+1	56					
J47	OD BIT 0 N+1	57					
J48	EFA N	59					
J49	ODA N	62	1.6	-17.5	-10.0	V	1-4
J50	EI REQ N	79	1.6	0.0	0.5	V	1-4
J51	ID REQ N	80	1.6	0.0	0.5	V	1-4
J52	OD BIT 4 N+1	95	1.6	-17.5	-10.0	V	1-4
J53	OD BIT 5 N+1	96					
J54	OD BIT 6 N+1	97					
J55	OD BIT 7 N+1	98					
J56	EIE N	100	1.6	-17.5	-10.0	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES:

1. Output voltage, low level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V2)	4.5 V -13.5 V	± 45 mV ± 135 mV	J1-J56 J1-J56
Power supply current limit, (Vcc) (V2)	1.12 A -0.36 A	NA NA	J1-J56 J1-J56
Forcing current, (Iol)	1.6 mA 6.0 mA 1.6 mA	± 160 uA ± 600 uA ± 160 uA	J1-J36 J37,J38 J39-J56
Output voltage measurement	NA NA NA NA NA	± 380 mV ± 25 mV ± 380 mV ± 25 mV ± 380 mV	J1-J4 J5-J38 J39-J49 J50,J51 J52-J56

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line using the pattern voltages listed below:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	J1-J56
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	J1-J56

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing current shall be applied to the pin specified in the appropriate test conditions in table X and the voltage then measured.

3. The load shall be as indicated on figure 9.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XI. Input clamp diode voltage test.

Test cond	Signal name	Pin no.	Iin (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
L1	TEST N	6	-18.0	-1.5	0.0	V	1-3
L2	LD EI N+1	7					
L3	LD ID N	14					
L4	LD ID N+1	64					
L5	IO CLK	65					
L6	EI+LD C	66					
L7	N	67					
L8	RCV DATA	68					
L9	TEST N+1	69	-18.0	-1.5	0.0	V	1-3

NOTES:

1. Input clamp diode voltage test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	Off	NA	L1-L9
(V2)	Off	NA	L1-L9
Power supply current limit, (Vcc)	NA	NA	L1-L9
(V2)	NA	NA	L1-L9
Forcing current, (Iin)	-18 mA	± 1.8 mA	L1-L9

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

Condition	Value	Accuracy	Test condition
Input voltage measurement	NA	± 75 mV	L1-L9

2. The following procedure is required to perform this test:

(a) No power shall be applied to the module.

(b) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(c) The forcing current shall be applied to the pin specified in the appropriate test conditions in table XI and the voltage then measured.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XII. Power supply filter capacitance test.

Test cond	Parameter	Pin numbers	25 ± 5°C Initial limits Min	Max	Units	Notes
M1	PSFC, Vcc	1	7.7	14.0	uF	1-4
M2	PSFC, Vcc	51	4.4	8.2	uF	1-4
M3	PSFC, V2	50	13.7	25.6	uF	1-4

NOTES:

1. Power supply filter capacitance test tolerance table.

Condition	Value	Accuracy	Test condition
Capacitance bridge frequency	1 KHz	± 100 Hz	M1-M3
Capacitance bridge voltage	0.3 Vp	± 30 mVp	M1-M3
Capacitance measurement	NA NA NA	± 315 nF ± 190 nF ± 600 nF	M1 M2 M3

2. The capacitance bridge used in this test shall be item C01. The negative terminal shall be connected to the module ground and the positive terminal to the pin indicated in table XII.

3. The test circuit shall be as indicated on figure 10.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 10. Power supply filter capacitance test circuit for table XII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XIII. Power supply current test.

Test cond	Parameter	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
N1	Icc, Vcc	1,31, 51,81	310	744	mA	1-3
N2	Icc, V2	50	-240	-34	mA	1-3

NOTES:

1. Power supply current test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	N1,N2
(V2)	-16.5 V	± 165 mV	N1,N2
Power supply current limit, (Vcc)	1.12 A	NA	N1,N2
(V2)	-0.36 A	NA	N1,N2
Pattern voltage high, (VH)	3.0 V	± 100 mV	N1,N2
low, (VL)	0.0 V	± 100 mV	N1,N2
Power supply current measurement	NA	± 21.7 mA	N1
	NA	± 10.3 mA	N2

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test and take a measurement at the pattern line with the maximum power supply current as indicated in table XIII using the pattern voltages listed below:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	N1,N2
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	N1,N2

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XIV. Functional test.

Test cond	Test description	Notes
P1	Functional test minimum power supply voltage maximum pattern rate (10,000 nS)	1-3
P2	Functional test maximum power supply voltage maximum pattern rate (10,000 nS)	1-3

NOTES:

1. Functional test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	4.5 V	± 45 mV	P1
(V2)	-15.0 V	± 150 mV	P1,P2
(Vcc)	5.5 V	± 55 mV	P2
Power supply current limit, (Vcc)	1.12 A	NA	P1,P2
(V2)	-0.36 A	NA	P1,P2

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) The pattern voltages shall be applied as specified in the following table:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	2.4 V	± 100 mV	0.4 V	± 100 mV	P1,P2
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	P1,P2

(c) Use the appropriate pattern to verify the functional performance of the module as indicated in table XIV using only a capacitive load of 100 pF (see figure 9). The output compare levels shall be as follows:

Pin number	Output compare levels				Test condition
	High level	Accuracy	Low level	Accuracy	
9,11,12,13, 15,16,17,18, 39,41,79,80	2.4 V ≤ Voh ≤ Vcc	± 105 mV	0.0 V ≤ Vol ≤ 0.5 V	± 25 mV	P1
9,11,12,13, 15,16,17,18, 39,41,79,80	2.4 V ≤ Voh ≤ Vcc	± 155 mV	0.0 V ≤ Vol ≤ 0.5 V	± 25 mV	P2
2,3,4,5,46, 47,48,49,53, 54,55,56,57, 59,62,95,96, 97,98,100	-1.5 V ≤ Voh ≤ 1.5 V	± 150 mV	-17.5 V ≤ Vol ≤ -10.0 V	± 375 mV	P1,P2

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(d) The module inputs shall not violate the minimum input timing parameters referenced on figure 11.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 11. Minimum input timing parameters for table XIV.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES:

1. (1) RCV DATA to IO CLK. Setup time: 300 nS minimum.

2. (2) EI+LD C to IO CLK. Setup time: 150 nS minimum.

3. (3) INTFC BIT 0 - INTFC BIT 7 to IO CLK. Setup time: 130 nS minimum.

4. (4) IO CLK to INTFC BIT 0 - INTFC BIT 7. Hold time: 20 nS minimum.

5. (5) ID BIT 0 N - ID BIT 7 N to LD ID N, ID BIT 0 N+1 - ID BIT 7 N+1 to LD ID N+1, ID BIT 0 N+1 - ID BIT 7 N+1 to LD EI N+1. Setup time: 2220 nS minimum.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XV. Dynamic test.

Test cond	Test description	Notes
Q1	Dynamic test, sample maximum pattern rate (10,000 nS) minimum power supply	1-6
Q2	Dynamic test, sample maximum pattern rate (10,000 nS) maximum power supply	1-6
Q3	Dynamic test, qualification maximum pattern rate (10,000 nS) minimum power supply	1-6
Q4	Dynamic test, qualification maximum pattern rate (10,000 nS) maximum power supply	1-6

NOTES:

1. Dynamic test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	4.5 V	± 45 mV	Q1,Q3
(V2)	-15.0 V	± 150 mV	Q1-Q4
(Vcc)	5.5 V	± 55 mV	Q2,Q4
Power supply current limit, (Vcc)	1.12 A	NA	Q1-Q4
(V2)	-0.36 A	NA	Q1-Q4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) The pattern voltages shall be applied as specified in the following table:

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	2.4 V	± 100 mV	0.4 V	± 100 mV	Q1-Q4
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	Q1-Q4

(c) The output compare levels shall be as follows:

Pin number	Output compare levels				Test condition
	High level	Accuracy	Low level	Accuracy	
9,11,12,13, 15,16,17,18, 39,41,79,80	Vref ≤ Voh ≤ Vcc	± 100 mV	0.0 V ≤ Vol ≤ Vref	± 100 mV	Q1,Q3
9,11,12,13, 15,16,17,18, 39,41,79,80	Vref ≤ Voh ≤ Vcc	± 100 mV	0.0 V ≤ Vol ≤ Vref	± 100 mV	Q2,Q4
2,3,4,5,46, 47,48,49,53, 54,55,56,57, 59,62,95,96, 97,98,100	Vref ≤ Voh ≤ 1.5 V	± 100 mV	-17.5 V ≤ Vol ≤ Vref	± 100 mV	Q1-Q4


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(d) The dynamic parameters are found in table XVI.

3. The load circuit for this test is specified on figure 9.

4. I/O waveforms are as referenced on figure 12. All of the input waveforms shall have the following characteristics:



Where:

(a) VH and VL are as specified in note 2(b).

(b) tTLH = tTHL ≤ 10 nS.

(c) Vref = 1.6 V for pins: 6,7,9,11,12,13,14,15,16,17,18, 39,41,52,58,61,63,64,65,66,67,68,69,79,80,99.

. Vref = -6.0 V for pins: 2,3,4,5,21,23,26,28,30,34,36, 38,43,45,46,47,48,49,53,54,55,56,57,59,62,71,73,76,78,83,85,87, 89,92,94,95,96,97,98,100

5. This test shall be performed as indicated in table XV.

6. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
1	tpd	ID ACK N to IDA N	-	-	-	6500	6500	6500	nS	9,12
1	tpd	EI ENBL N to EIE N	-	-	-	6500	6500	6500	nS	9,12
1	tpd	EF ACK N to EFA N	-	-	-	6500	6500	6500	nS	9,12
1	tpd	OD ACK N to ODA N	-	-	-	6500	6500	6500	nS	9,12
2	tpd	EIR N to EI REQ N	-	-	-	2220	2220	2220	nS	9,12
2	tpd	IDR N to ID REQ N	-	-	-	2220	2220	2220	nS	9,12
2	tpd	ODR N to OD REQ N	-	-	-	2220	2220	2220	nS	9,12
2	tpd	EFR N to EF REQ N	-	-	-	2220	2220	2220	nS	9,12
3	tpd	IO CLK to OD BIT 7 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 6 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 5 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 4 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 0 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 1 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 2 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 3 N	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 3 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 2 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 1 N+1	-	-	-	6565	6565	6565	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
3	tpd	IO CLK to OD BIT 0 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 4 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 5 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 6 N+1	-	-	-	6565	6565	6565	nS	9,12
3	tpd	IO CLK to OD BIT 7 N+1	-	-	-	6565	6565	6565	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 4	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 5	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 6	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 7	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 0	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 1	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 2	-	-	-	85	85	85	nS	9,12
4	tpd	LD EI N+1 to INTFC BIT 3	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 4	-	-	-	85	85	85	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
4	tpd	LD ID N to INTFC BIT 5	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 6	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 7	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 0	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 1	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 2	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N to INTFC BIT 3	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 4	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 5	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 6	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 7	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 0	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 1	-	-	-	85	85	85	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter 1/	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
4	tpd	LD ID N+1 to INTFC BIT 2	-	-	-	85	85	85	nS	9,12
4	tpd	LD ID N+1 to INTFC BIT 3	-	-	-	85	85	85	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 4	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 5	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 6	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 7	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 0	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 1	-	-	-	75	75	75	nS	9,12
5	tpd	RCV DATA (-) to INTFC BIT 2	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 4	-	-	-	75	75	75	nS	9,12

1/ (-) following a signal name represents a negative going signal. (+) following a signal name represents a positive going signal.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter 2/	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
5	tpd	EI+LD C (+) to INTFC BIT 5	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 6	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 7	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 0	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 1	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 2	-	-	-	75	75	75	nS	9,12
5	tpd	EI+LD C (+) to INTFC BIT 3	-	-	-	75	75	75	nS	9,12
6	tsu	RCV DATA to IO CLK	300	300	300	-	-	-	nS	9,12
7	tsu	EI+LD C to IO CLK	150	150	150	-	-	-	nS	9,12
8	tsu	INTFC BIT 4 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 5 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 6 to IO CLK	130	130	130	-	-	-	nS	9,12

2/ (+) following a signal name represents a positive going signal.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
8	tsu	INTFC BIT 7 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 0 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 1 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 2 to IO CLK	130	130	130	-	-	-	nS	9,12
8	tsu	INTFC BIT 3 to IO CLK	130	130	130	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 4	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 5	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 6	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 7	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 0	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 1	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 2	20	20	20	-	-	-	nS	9,12
9	th	IO CLK to INTFC BIT 3	20	20	20	-	-	-	nS	9,12
10	tsu	ID BIT 0 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 1 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
10	tsu	ID BIT 2 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 3 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 4 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 5 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 6 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 7 N to LD ID N	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 0 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 1 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 2 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 3 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 4 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 5 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 6 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
10	tsu	ID BIT 7 N+1 to LD ID N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 0 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 1 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 2 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 3 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 4 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 5 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 6 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
10	tsu	ID BIT 7 N+1 to LD EI N+1	2220	2220	2220	-	-	-	nS	9,12
	.									

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 12a. Dynamic waveforms for table XVI.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 12b. Dynamic waveforms for table XVI.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 12c. Dynamic waveforms for table XVI.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVII. Input and output capacitance test.

Test cond	Signal name	Pin no.	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
Inputs						
R1	ID BIT 0 N	21	2	50	pF	1-4
R2	ID BIT 1 N	23				
R3	ID BIT 2 N	26				
R4	ID BIT 3 N	28				
R5	ID BIT 4 N	30				
R6	ID BIT 5 N	34				
R7	ID BIT 6 N	36				
R8	ID BIT 7 N	38				
R9	ODR N	43				
R10	EFR N	45				
R11	ID BIT 0 N+1	71				
R12	ID BIT 1 N+1	73				
R13	ID BIT 2 N+1	76				
R14	ID BIT 3 N+1	78				
R15	ID BIT 4 N+1	83				
R16	ID BIT 5 N+1	85				
R17	ID BIT 6 N+1	87				
R18	ID BIT 7 N+1	89				
R19	EIR N	92				
R20	IDR N	94	2	50	pF	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVII. Input and output capacitance test - Continued.

Test cond	Signal name	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
R21	TEST N	6	2	100	pF	1-4
R22	LD EI N+1	7	2	75	pF	1-4
R23	LD ID N	14	2	75	pF	1-4
R24	ID ACK N	52	2	50	pF	1-4
R25	PWR UP CLR	58	4	175	pF	1-4
R26	EF ACK N	61	2	75	pF	1-4
R27	OD ACK N	63				
R28	LD ID N+1	64	2	75	pF	1-4
R29	IO CLK	65	4	125	pF	1-4
R30	EI+LD C	66	4	75	pF	1-4
R31	N	67				
R32	RCV DATA	68	4	75	pF	1-4
R33	TEST N+1	69	2	75	pF	1-4
R34	EI ENBL N	99	2	50	pF	1-4
Bidirectionals						
R35	INTFC BIT 4	9	8	200	pF	1-4
R36	INTFC BIT 5	11	8	175	pF	1-4
R37	INTFC BIT 6	12				
R38	INTFC BIT 7	13				
R39	INTFC BIT 0	15				
R40	INTFC BIT 1	16	8	175	pF	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVII. Input and output capacitance test - Continued.

Test cond	Signal name	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
R41	INTFC BIT 2	17	8	175	pF	1-4
R42	INTFC BIT 3	18	8	175	pF	1-4

NOTES:

1. Input and output capacitance test tolerance table.

Condition	Value	Accuracy	Test condition
Capacitance meter frequency	1 MHz	± 100 KHz	R1-R42
Capacitance meter voltage	15 mV	± 1.5 mV	R1-R42
Capacitance measurement	NA	± 2.40 pF	R1-R20
	NA	± 4.90 pF	R21
	NA	± 3.65 pF	R22,R23
	NA	± 2.40 pF	R24
	NA	± 8.55 pF	R25
	NA	± 3.65 pF	R26-R28
	NA	± 6.05 pF	R29
	NA	± 3.55 pF	R30-R32
	NA	± 3.65 pF	R33
	NA	± 2.40 pF	R34
	NA	± 9.60 pF	R35
	NA	± 8.35 pF	R36-R42

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

2. The capacitance meter used in this test shall be item C05. The negative terminal shall be connected to the module ground and the positive terminal to the pin indicated in table XVII.

3. The test circuit shall be as indicated on figure 13.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.




FIGURE 13. Input and output capacitance test circuit for table XVII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

TABLE XVIII. Power supply transient amplitude test.

Test cond	Parameter	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
T1	PSTA, Vcc	1	0	400	mV	1-4
T2	PSTA, Vcc	51	0	400	mV	1-4
T3	PSTA, V2	50	0	400	mV	1-4

NOTES:

1. Power supply transient amplitude test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V2)	5.0 V -15.0 V	± 250 mV ± 750 mV	T1-T3 T1-T3
Power supply current limit, (Vcc) (V2)	0.54 A -0.36 A	NA NA	T1-T3 T1-T3
Power supply transient amplitude measurement	NA	± 20 mV	T1-T3

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table to an external source. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test and make the indicated measurement for the test condition shown in table XVIII using the pattern voltages listed below.

Pin number	Pattern voltage				Test condition
	High (VH)	Accuracy	Low (VL)	Accuracy	
6,7,9,11,12,13, 14,15,16,17,18, 52,58,61,63,64, 65,66,67,68,69, 99	3.0 V	± 100 mV	0.0 V	± 100 mV	T1-T3
21,23,26,28,30, 34,36,38,43,45, 71,73,76,78,83, 85,87,89,92,94	0.0 V	± 100 mV	-15.0 V	± 100 mV	T1-T3

(c) Vcc pins 1 and 31 shall be shorted together, pins 51 and 81 shall be shorted together and the scope point, probe 'A', shall be connected to the pin indicated in table XVIII.

(d) Using the oscilloscope, D06, inspect for the most negative spike as shown on figure 14 at the pattern line with the maximum power supply current.

(e) The maximum probe capacitance is 15 pF. There shall be no other capacitance present on Vcc to ground.

3. The test circuit shall be as indicated on figure 15.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.





FIGURE 14. Power supply transient amplitude waveform for table XVIII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.



NOTE:

1. MRP or emulator capable of reproducing system backpanel characteristics.

FIGURE 15. Power supply transient amplitude test circuit for table XVIII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

INSTRUCTIONS: In a continuing effort to make our standardization documents better, the DoD provides this form for use in submitting comments and suggestions for improvements. All users of military standardization documents are invited to provide suggestions. This form may be detached, folded along the lines indicated, taped along the loose edge *(DO NOT STAPLE)*, and mailed. In block 5, be as specific as possible about particular problem areas such as wording which required interpretation, was too rigid, restrictive, loose, ambiguous, or was incompatible, and give proposed wording changes which would alleviate the problems. Enter in block 6 any remarks not related to a specific paragraph of the document. If block 7 is filled out, an acknowledgement will be mailed to you within 30 days to let you know that your comments were received and are being considered.

NOTE: This form may not be used to request copies of documents, nor to request waivers, deviations, or clarification of specification requirements on current contracts. Comments submitted on this form do not constitute or imply authorization to waive any portion of the referenced document(s) or to amend contractual requirements.

(Fold along this line)

(Fold along this line)

DEPARTMENT OF THE NAVY

COMMANDER
NAVAL SEA SYSTEMS COMMAND (SEA 55Z3)
DEPARTMENT OF THE NAVY
WASHINGTON, DC 20362

OFFICIAL BUSINESS
PENALTY FOR PRIVATE USE $300

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO 12503 WASHINGTON D C

POSTAGE WILL BE PAID BY THE DEPARTMENT OF THE NAVY

COMMANDER
NAVAL SEA SYSTEMS COMMAND (SEA 55Z3)
DEPARTMENT OF THE NAVY
WASHINGTON, DC 20362

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.

(TO DETACH THIS FORM, CUT ALONG THIS LINE.)

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

(See Instructions – Reverse Side)

1. DOCUMENT NUMBER	2. DOCUMENT TITLE
MIL-M-28787/501	Modules, Standard Electronic, MIL-STD-1397 Interface, Type A/PIC Module, Key Code AHC

3a. NAME OF SUBMITTING ORGANIZATION	4. TYPE OF ORGANIZATION *(Mark one)*
	☐ VENDOR
	☐ USER
b. ADDRESS *(Street, City, State, ZIP Code)*	☐ MANUFACTURER
	☐ OTHER *(Specify)*. _____

5. PROBLEM AREAS

a. Paragraph Number and Wording.

b. Recommended Wording

c. Reason/Rationale for Recommendation

6. REMARKS

7a. NAME OF SUBMITTER *(Last, First, MI)* – Optional	b. WORK TELEPHONE NUMBER *(Include Area Code)* – Optional
c. MAILING ADDRESS *(Street, City, State, ZIP Code)* – Optional	8. DATE OF SUBMISSION *(YYMMDD)*

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:20Z
Check the source to verify that this is the current version before use.