|INCH-POUND|

MIL-M-28787/503
18 AUGUST 1989

MILITARY SPECIFICATION

MODULES, STANDARD ELECTRONIC

MIL-STD-1397 INTERFACE, TYPE C/PIC, MODULE, KEY CODE AHL

This specification is approved for use by the Naval Sea Systems Command, Department of the Navy, and is available for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the modules described herein shall consist of this specification and the latest issue of MIL-M-28787.

1. SCOPE

1.1 Scope. This document establishes the requirements and test procedures for the acquisition of an electronic MIL-STD-1397 interface, type C/Peripheral Input Channel (PIC) module.

1.2 Classification. This specification covers two classes of modules. Classes I and II as specified in MIL-STD-1389.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Commander, Naval Sea Systems Command, Code SEA-55Z3, Department of the Navy, Washington, D.C. 20362-5101, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

AMSC N/A FSC 5963
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specification and standards. The following specification and standards form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents shall be those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

MILITARY

MIL-M-28787 - Modules, Standard Electronic, General Specification for.

STANDARDS

MILITARY

MIL-STD-1389 - Design Requirements for Standard Electronic Modules.

MIL-STD-1665 - Test Equipment for the Standard Electronic Modules Program.

(Unless otherwise indicated, copies of federal and military specifications, standards, and handbooks are available from the Naval Publications and Forms Center, (ATTN: NPODS), 5801 Tabor Avenue, Philadelphia, PA 19120-5099.)

2.2 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 Qualification. Modules furnished under this specification shall be products which are authorized by the qualifying activity for listing on the applicable qualified products list by the time of award of contract (see 4.5).

3.2 General requirements. The module shall comply with the requirements of MIL-M-28787 except as modified herein.

3.3 Correlation requirements. Before any production modules are tested, all testers and test equipment shall be correlated in accordance with MIL-M-28787.

3.4 Failure rate requirements. All modules procured to this specification shall have a predicted failure rate no greater than 2.361 failures per million operating hours for class I or 8.414 failures per million operating hours for class II, when predicted in accordance with MIL-STD-1389. When a class II module is used in a class I environment, the failure rate for class I shall be used for reliability prediction.

3.5 Performance requirements. The module shall conform to the electrical requirements specified in table I and shall operate within the environment of design class I or class II as specified in MIL-STD-1389.

3.5.1 Substitutability. Class II modules are substitutable for class I modules. When class II modules are used in class I environments, the failure rate for class I shall be used for reliability prediction.

3.6 Module configuration requirements. The module configuration requirements shall be in accordance with MIL-STD-1389 and as specified herein.

3.6.1 Key code. The module key code shall be AHL.

3.6.2 Size. The module size shall be 2A Format B.

3.6.3 Weight. The module shall have a maximum weight of 112 grams.

3.6.4 Contact pins. The module shall have 100 contact pins positioned 1 through 50 in one row and 51 through 100 in the other row.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE I. Module electrical requirements.

Test cond	Parameter 5/	Ref test table	Test type 1/-3/	25 ± 5°C 4/		Class I 4/ 0 ± 5°C 60 ± 5°C		Class II 4/ -55 ± 5°C 85 ± 5°C		Units
				Min	Max	Min	Max	Min	Max	
A1	Isolation	II	S	10	INF	10	INF	10	INF	MOhm
A2,A3	Isolation	II	X	10	INF	10	INF	10	INF	MOhm
B1-B6	Continuity	III	X	0	1	0	1	0	1	Ohm
C	Power supply stress	IV	S	---------Module shall pass all remaining tests---------						
D1,D2	Ibd	V	S	0.0	0 1	0.0	0.1	0 0	0.1	mA
D3	Ibd	V	S	-0 115	8 33	-0 115	8 33	-0 115	8 33	mA
D4	Ibd	V	S	0.0	0 1	0.0	0.1	0 0	0 1	mA
D5	Ibd	V	S	0.0	1 0	0.0	1.0	0 0	1.0	mA
D6	Ibd	V	S	0.0	4.0	0.0	4.0	0.0	4.0	mA
D7,D8	Ibd	V	S	0.0	1.0	0.0	1.0	0.0	1.0	mA
D9	Ibd	V	S	0.0	0.1	0.0	0.1	0.0	0.1	mA
D10	Ibd	V	S	0.0	0 4	0.0	0.4	0 0	0.4	mA
D11-D13	Ibd	V	S	0.0	0.2	0.0	0.2	0.0	0.2	mA
D14	Ibd	V	S	0.0	0.1	0.0	0.1	0.0	0.1	mA
D15	Ibd	V	S	0.0	1.0	0.0	1.0	0 0	1.0	mA
E1-E4	Ios	VI	S	-180.0	-70 0	-180.0	-70.0	-180.0	-70.0	mA
E5-E36	Ios	VI	S	-220.0	-30.0	-220.0	-30.0	-220.0	-30.0	mA
E37,E38	Ios	VI	S	-3.1	-1 3	-3.1	-1.3	-3.1	-1.3	mA
E39-E42	Ios	VI	S	-180.0	-70 0	-180.0	-70.0	-180.0	-70.0	mA
E43	Ios	VI	S	-225.0	-50.0	-225.0	-50.0	-225.0	-50.0	mA
E44-E47	Ios	VI	S	-180.0	-70.0	-180.0	-70.0	-180.0	-70.0	mA
E48,E49	Ios	VI	S	-225 0	-50 0	-225.0	-50.0	-225.0	-50.0	mA
E50,E51	Ios	VI	S	-5.2	-5 8	-5.2	-5.8	-5.2	-5.8	mA
E52-E55	Ios	VI	S	-180.0	-70.0	-180.0	-70.0	-180.0	-70.0	mA
E56	Ios	VI	S	-225.0	-50 0	-225.0	-50.0	-225.0	-50.0	mA
F1,F2	Iih	VII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
F3	Iih	VII	X	-41.2	-2.04	-41.2	-2.04	-41.2	-2 04	mA
F4-F7	Iih	VII	X	-0.8	0.12	-0.8	0 12	-0.8	0.12	mA

- See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE I. Module electrical requirements - Continued.

Test cond	Parameter 5/	Ref test table	Test type 1/-3/	25 ± 5°C 4/		Class I 4/ 0 ± 5°C 60 ± 5°C		Class II 4/ -55 ± 5°C 85 ± 5°C		Units
				Min	Max	Min	Max	Min	Max	
F8	Iih	VII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
F9-F12	Iih	VII	X	-0.8	0.12	-0.8	0.12	-0.8	0.12	mA
F13	Iih	VII	X	-4.0	0.1	-4.0	0.1	-4.0	0.1	mA
F14	Iih	VII	X	-16.0	0.4	-16.0	0.4	-16.0	0.4	mA
F15,F16	Iih	VII	X	-4.0	0.1	-4.0	0.1	-4.0	0.1	mA
F17	Iih	VII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
F18	Iih	VII	X	-1.44	0.08	-1.44	0.08	-1.44	0.08	mA
F19,F20	Iih	VII	X	-0.8	0.04	-0.8	0.04	-0.8	0.04	mA
F21	Iih	VII	X	-0.6	0.04	-0.6	0.04	-0.6	0.04	mA
F22	Iih	VII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
F23	Iih	VII	X	-4.0	0.1	-4.0	0.1	-4.0	0.1	mA
G1,G2	Iil	VIII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G3	Iil	VIII	X	-41.2	-2.04	-41.2	-2.04	-41.2	-2.04	mA
G4-G7	Iil	VIII	X	-0.8	0.12	-0.8	0.12	-0.8	0.12	mA
G8	Iil	VIII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G9-G12	Iil	VIII	X	-0.8	0.12	-0.8	0.12	-0.8	0.12	mA
G13	Iil	VIII	X	-4.0	0.1	-4.0	0.1	-4.0	0.1	mA
G14	Iil	VIII	X	-16.0	0.4	-16.0	0.4	-16.0	0.4	mA
G15,G16	Iil	VIII	X	-4.0	0.1	-4.0	0.1	-4.0	0.1	mA
G17	Iil	VIII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G18	Iil	VIII	X	-1.44	0.08	-1.44	0.08	-1.44	0.08	mA
G19,G20	Iil	VIII	X	-0.8	0.04	-0.8	0.04	-0.8	0.04	mA
G21	Iil	VIII	X	-0.6	0.04	-0.6	0.04	-0.6	0.04	mA
G22	Iil	VIII	X	-0.2	0.02	-0.2	0.02	-0.2	0.02	mA
G23	Iil	VIII	X	-4.0	0.1	-4.0	0.1	-4.0	0.1	mA
H1-H54	Voh	IX	X	2.4	4.5	2.4	4.5	2.4	4.5	V
J1-J56	Vol	X	X	0.0	0.5	0.0	0.5	0.0	0.5	V
L1-L3	Vic	XI	S	-1.5	0.0	-1.5	0.0	-1.5	0.0	V
L4-L7	Vic	XI	S	-1.2	0.0	-1.2	0.0	-1.2	0.0	V
L8-L13	Vic	XI	S	-1.5	0.0	-1.5	0.0	-1.5	0.0	V
L14	Vic	XI	S	-1.2	0.0	-1.2	0.0	-1.2	0.0	V

- See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 20240-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE I Module electrical requirements - Continued.

Test cond	Parameter 5/	Ref test table	Test type 1/-3/	25 ± 5°C 4/		Class I 4/ 0 ± 5°C 60 ± 5°C		Class II 4/ -55 ± 5°C 85 ± 5°C		Units
				Min	Max	Min	Max	Min	Max	
M1	PSFC	XII	S	7.0	13.0	7.0	13.0	7 0	13.0	uF
M2	PSFC	XII	S	6.3	11.7	6.3	11.7	6 3	11.7	uF
M3	PSFC	XII	S	1.4	2.6	1.4	2 6	1 4	2 6	uF
N1	Icc	XIII	X	250	600	250	600	250	600	nA
N2	Icc	XIII	X	-121	-50	-121	-50	-121	-50	nA
P1,P2	Functional	XIV	X	----------See table XIV----------						
Q1,Q2	Dynamic	XV	S	----------See table XV----------						
Q3,Q4	Dynamic	XV	Q	----------See table XV----------						
R1	Ci/o	XVII	Q	2	50	2	50	2	50	pF
R2	Ci/o	XVII	Q	2	75	2	75	2	75	pF
R3	Ci/o	XVII	Q	6	223	6	223	6	223	pF
R4	Ci/o	XVII	Q	2	50	2	50	2	50	pF
R5-R8	Ci/o	XVII	Q	4	75	4	75	4	75	pF
R9	Ci/o	XVII	Q	4	100	4	100	4	100	pF
R10-R12	Ci/o	XVII	Q	4	75	4	75	4	75	pF
R13	Ci/o	XVII	Q	4	100	4	100	4	100	pF
R14-R24	Ci/o	XVII	Q	4	75	4	75	4	75	pF
R25	Ci/o	XVII	Q	2	50	2	50	2	50	pF
R26	Ci/o	XVII	Q	8	100	8	100	8	100	pF
R27-R29	Ci/o	XVII	Q	2	50	2	50	2	50	pF
R30	Ci/o	XVII	Q	4	125	4	125	4	125	pF
R31-R33	Ci/o	XVII	Q	4	75	4	75	4	75	pF
R34	Ci/o	XVII	Q	2	75	2	75	2	75	pF
R35	Ci/o	XVII	Q	4	100	4	100	4	100	pF
R36-R54	Ci/o	XVII	Q	4	75	4	75	4	75	pF
R55	Ci/o	XVII	Q	2	100	2	100	2	100	pF
R56	Ci/o	XVII	Q	8	200	8	200	8	200	pF
R57,R58	Ci/o	XVII	Q	8	175	8	175	8	175	pF
R59	Ci/o	XVII	Q	8	200	8	200	8	200	pF
R60-R63	Ci/o	XVII	Q	8	175	8	175	8	175	pF
T1-T3	PSTA	XVIII	Q	0	400	0	400	0	400	mV

- See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

1/ "X" parameters shall be 100 percent tested during the module acceptance test.

2/ "S" parameters shall be sample acceptance tested (1 percent or two modules from each inspection lot, whichever is greater) at 25°C.

3/ "Q" parameters shall be tested during qualification testing only.

4/ Unless otherwise specified in the test table, limits are for initial and end-of-life.

5/ Abbreviations used in table I are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

3.6.5 Fin position. The module shall have an insertion and extraction and heat dissipation fin on increment A.

3.6.6 Depth. The module shall have no additional depth requirements.

3.6.7 Holddown holes. The module shall have no additional requirements for location or quantity of holddown holes.

3.6.8 Marking. Marking shall be as specified in MIL-STD-1389, and the module shall be marked with the military part or identifying number M28787/503-1 for class I and M28787/503-2 for class II. No marking shall interfere with heat dissipation from the fin (such as affixing a label which may act as a heat barrier).

3.7 Circuit pin configuration. The functional block diagram shall conform to figure 1. The pin assignments shall conform to figure 2.

3.8 Acceptance test. All production modules shall be tested in accordance with footnotes 1 and 2 in table I.

3.9 End-of-life limits. Modules which have been plugged into an operating system, or exceed 2 years from date of manufacture and are to be tested, shall be capable of conforming to the 25°C end-of-life limits in table I (see 6.2).

3.10 Power supply voltage. Unless otherwise specified herein, the module shall be capable of conforming to the requirements in table I for a power supply voltage (Vcc) of 5.5 V dc and (V-) of -16.5 V dc.

3.11 Parallel outputs. Paralleling of outputs is not permissible.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 1. AHL functional block diagram.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 1. AHL functional block diagram - Continued.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 2. AHL pin assignment.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

4. QUALITY ASSURANCE PROVISIONS

4.1 Quality assurance. The quality assurance provisions of MIL-M-28787 shall apply.

4.2 Acceptance tests. Acceptance tests of all modules shall be in accordance with procedures and equipment specified in MIL-M-28787.

4.3 Test equipment. Test equipment specified on figures and in tables with a designator shall be as specified in MIL-STD-1665. Other equipment and components shall be as specified on the figures. Unless otherwise specified herein, all resistors shall be metal film and all capacitors shall be ceramic.

4.4 Test procedures. The module shall be tested as specified in table I.

4.4.1 Alternate test methods. Alternate test methods may be employed if approved by the Standard Electronic Modules Quality Assurance Activity (SEM-QAA) and they conform to the requirements of MIL-M-28787.

4.4.2 Order of testing. Test conditions A through T shall be performed in any order with the following exceptions. Test conditions A, C, D, E and L are stress tests and shall be performed only at 25 ± 5°C. If test conditions A, C, D, E or L are part of a sequence of tests, the order of testing shall be as follows: A, C, D, E and L where applicable, followed by the remaining tests in the sequence.

4.4.3 Multiple testing of pins. Singular pins listed multiple times in a test table indicate multiple devices connected to the pins. The module shall be tested so that each device connected to a pin is exercised and tested.

4.5 Qualification testing. Initial qualification tests and periodic check tests shall be performed in accordance with the test plan specified in MIL-M-28787 with the following modifications or additions.

4.5.1 Operating temperature tests. The operating temperature tests shall be conducted in accordance with MIL-M-28787. Before starting these tests, test conditions A through T in table I shall be performed in the order specified in 4.4.2 using the initial limits at 25°C ambient. When electrical testing is called for at the end of each temperature

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

stabilization period, test conditions B, F through J and M through Q shall be performed in the order specified in 4.4.2 using the initial limits for the applicable operating temperature. At all other times during the operating temperature tests, the module shall be operated in the test circuit shown on figure 3.

4.5.1.1 Component temperature test. The component temperature test shall be conducted in accordance with MIL-M-28787. The module shall be operated as shown on figure 3.

4.5.2 Vibration tests. The vibration tests shall be conducted in accordance with MIL-M-28787. During the vibration tests, the module shall be operated in the test circuit shown on figure 4. Following the vibration tests, the electrical tests in table I which are marked with an "X" in the test type column, and test condition M, shall be performed using the initial limits at 25 ± 5°C ambient.


4.5.3 Life test. The life test shall be conducted in accordance with MIL-M-28787. The module shall be operated as shown on figure 5. Following the life test and while still at the maximum class temperature, electrical tests B, F through J and M through Q shall be performed in the order specified in 4.4.2 using the operating temperature end-of-life requirements in table I. Following the return of the module to 25 ± 5°C, electrical tests B, F through J and M through Q shall be performed in the order specified in 4.4.2 using the 25 ± 5°C ambient end-of-life requirements in table I.

4.5.4 Thermal shock test. The thermal shock test shall be conducted in accordance with MIL-M-28787. The module shall be unpowered during this test. Following the thermal shock test, the electrical tests in table I which are marked with an "X" in the test type column, shall be performed using the initial limits at 25 ± 5°C ambient.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-28787.

Source: https://assist.dla.mil -- Downloaded: 2026l0-20T18:21Z
Check the source to verify that this is the currentversion before use.



NOTE:

1. Military Reconfigurable Processor (MRP) or emulator capable of reproducing system backpanel characteristics.

FIGURE 3. AHL operating temperature and component temperature test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.





FIGURE 4. AHL vibration test circuit.

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.



NOTE:

1. MRP or emulator capable of reproducing system backpanel characteristics.

FIGURE 5. AHL life test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Definitions. Negative (-) current is current directed out of the module pin and positive (+) current is current directed into the module pin. Abbreviations used in this specification are defined as follows:

(a) Cin = input capacitance.
(b) Ci/o = input/output capacitance.
(c) Cout = output capacitance.
(d) Ibd = input breakdown current.
(e) Icc = power supply current.
(f) Iih = input high level current.
(g) Iil = input low level current.
(h) Iin = input forcing current.
(i) Ioh = output high level current.
(j) Iol = output low level current.
(k) Ios = output short circuit current.
(l) NA = not applicable.
(m) PSFC = power supply filter capacitance.
(n) PSTA = power supply transient amplitude.
(o) Vic = input clamp diode voltage.
(p) Vih = input high level voltage.
(q) Vil = input low level voltage.
(r) Vin = input forcing voltage.
(s) Voh = output high level voltage.
(t) Vol = output low level voltage.
(u) Vout = output forcing voltage.

6.2 End-of-life. When any individual module circuit parameter fails to conform to the end-of-life requirements in table I, the module is considered to have completed its useful life (see 3.9).

6.3 Module description. The following electrical parameters reflect the -55°C to 85°C end-of-life parameters in table I. Operating power supply voltage range: (Vcc) 4.5 V dc to 5.5 V dc and (V-) -16.5 V dc to -13.5 V dc. Module power dissipation: 5.30 W (max); 3.55 W (typical).

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
TEST CH N	-1.5	0.4	2.4	-0.2	0.02	0.1	50
EI CH N+1	-1.5	0.4	2.4	-0.2	0.02	0.1	75
FAST	NA	0.4	2.4	-41.2	-2.04	8.33	223
ID CH N	-1.5	0.4	2.4	-0.2	0.02	0.1	50
IN BIT 0 RTN	NA	NA	NA	NA	NA	NA	75
IN BIT 0	NA	0.4	2.4	NA	NA	NA	75
IN BIT 1 RTN	NA	NA	NA	NA	NA	NA	75
IN BIT 1	NA	0.4	2.4	NA	NA	NA	75
IN BIT 2 RTN	NA	NA	NA	NA	NA	NA	100
IN BIT 2	NA	0.4	2.4	NA	NA	NA	75
IN BIT 3 RTN	NA	NA	NA	NA	NA	NA	75
IN BIT 3	NA	0.4	2.4	NA	NA	NA	75
IN BIT 4 RTN	NA	NA	NA	NA	NA	NA	100
IN BIT 4	NA	0.4	2.4	NA	NA	NA	75

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters - Continued.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
IN BIT 5 RTN	NA	NA	NA	NA	NA	NA	75
IN BIT 5	NA	0.4	2.4	NA	NA	NA	75
IN BIT 6 RTN	NA	NA	NA	NA	NA	NA	75
IN BIT 6	NA	0.4	2.4	NA	NA	NA	75
IN BIT 7 RTN	NA	NA	NA	NA	NA	NA	75
IN BIT 7	NA	0.4	2.4	NA	NA	NA	75
OD RTN CH N	NA	NA	NA	NA	NA	NA	75
OD CH N IN	NA	0.4	2.4	NA	NA	NA	75
EF RTN CH N	NA	NA	NA	NA	NA	NA	75
EF CH N IN	NA	0.4	2.4	NA	NA	NA	75
ID ACK N	-1.2	0.4	2.4	-4.0	0.1	1.0	50
PWR UP CLR	-1.2	0.4	2.4	-16.0	0.4	4.0	100
EF ACK N	-1.2	0.4	2.4	-4.0	0.1	1.0	50
OD ACK N	-1.2	0.4	2.4	-4.0	0.1	1.0	50

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters - Continued.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
ID CH N+1	-1.5	0.4	2.4	-0.2	0.02	0.1	50
IO CLK	-1.5	0.4	2.4	-1.44	0.08	0.4	125
EI+LD C RG	-1.5	0.4	2.4	-0.8	0.04	0.2	75
CH N	-1.5	0.4	2.4	-0.8	0.04	0.2	75
RCV DATA	-1.5	0.4	2.4	-0.6	0.04	0.2	75
TEST CH N+1	-1.5	0.4	2.4	-0.2	0.02	0.1	75
N+1 IN 0 RTN	NA	NA	NA	NA	NA	NA	100
N+1 IN 0	NA	0.4	2.4	NA	NA	NA	75
N+1 IN 1 RTN	NA	NA	NA	NA	NA	NA	75
N+1 IN 1	NA	0.4	2.4	NA	NA	NA	75
N+1 IN 2 RTN	NA	NA	NA	NA	NA	NA	75
N+1 IN 2	NA	0.4	2.4	NA	NA	NA	75
N+1 IN 3 RTN	NA	NA	NA	NA	NA	NA	75
N+1 IN 3	NA	0.4	2.4	NA	NA	NA	75

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters - Continued.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
N+1 IN 4 RTN	NA	NA	NA	NA	NA	NA	75
N+1 IN 4	NA	0.4	2.4	NA	NA	NA	75
N+1 IN 5 RTN	NA	NA	NA	NA	NA	NA	75
N+1 IN 5	NA	0.4	2.4	NA	NA	NA	75
N+1 IN 6 RTN	NA	NA	NA	NA	NA	NA	75
N+1 IN 6	NA	0.4	2.4	NA	NA	NA	75
N+1 IN 7 RTN	NA	NA	NA	NA	NA	NA	75
N+1 IN 7	NA	0.4	2.4	NA	NA	NA	75
EI RTN CH N	NA	NA	NA	NA	NA	NA	75
EI CH N	NA	0.4	2.4	NA	NA	NA	75
ID RTN CH N	NA	NA	NA	NA	NA	NA	75
ID CH N	NA	0.4	2.4	NA	NA	NA	75
EN CH N IN	-1.2	0.4	2.4	-4.0	0.1	1.0	100
INTFC BIT 4	NA	0.4	2.4	-0.8	0.12	NA	200

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.1 Input parameters - Continued.

Signal	Vic min (V)	Vil max (V)	Vih min (V)	Iil min (mA)	Iih max (mA)	Ibd max (mA)	Cin max (pF)
INTFC BIT 5	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 6	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 7	NA	0.4	2.4	-0.8	0.12	NA	200
INTFC BIT 0	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 1	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 2	NA	0.4	2.4	-0.8	0.12	NA	175
INTFC BIT 3	NA	0.4	2.4	-0.8	0.12	NA	175

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.2 Output parameters.

Signal	Voh min (V)	Vol max (V)	Ioh max (mA)	Iol max (mA)	Ios max (mA)	Cout max (pF)
OUT BIT 7	2.4	0.5	-0.4	6.0	-70.0	NA
OUT BIT 6	2.4	0.5	-0.4	6.0	-70.0	NA
OUT BIT 5	2.4	0.5	-0.4	6.0	-70.0	NA
OUT BIT 4	2.4	0.5	-0.4	6.0	-70.0	NA
OD RQ CH N	2.4	0.5	-0.16	1.6	-1.3	NA
EF RQ CH N	2.4	0.5	-0.16	1.6	-1.3	NA
OUT BIT 0	2.4	0.5	-0.4	6.0	-70.0	NA
OUT BIT 1	2.4	0.5	-0.4	6.0	-70.0	NA
OUT BIT 2	2.4	0.5	-0.4	6.0	-70.0	NA
OUT BIT 3	2.4	0.5	-0.4	6.0	-70.0	NA
ID N OUT	2.4	0.5	-0.4	6.0	-50.0	NA
OUT 3 N+1	2.4	0.5	-0.4	6.0	-70.0	NA
OUT 2 N+1	2.4	0.5	-0.4	6.0	-70.0	NA
OUT 1 N+1	2.4	0.5	-0.4	6.0	-70.0	NA

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.2 Output parameters - Continued.

Signal	Voh min (V)	Vol max (V)	Ioh max (mA)	Iol max (mA)	Ios max (mA)	Cout max (pF)
OUT 0 N+1	2.4	0.5	-0.4	6.0	-70.0	NA
EF N OUT	2.4	0.5	-0.4	6.0	-50.0	NA
OD N OUT	2.4	0.5	-0.4	6.0	-50.0	NA
EI RQ CH N	NA	0.5	NA	1.6	-5.8	NA
ID RQ CH N	NA	0.5	NA	1.6	-5.8	NA
OUT 4 N+1	2.4	0.5	-0.4	6.0	-70.0	NA
OUT 5 N+1	2.4	0.5	-0.4	6.0	-70.0	NA
OUT 6 N+1	2.4	0.5	-0.4	6.0	-70.0	NA
OUT 7 N+1	2.4	0.5	-0.4	6.0	-70.0	NA
EN N OUT	2.4	0.5	-0.4	6.0	-50.0	NA
INTFC BIT 4	2.4	0.5	-0.16	1.6	-30.0	200
INTFC BIT 5	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 6	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 7	2.4	0.5	-0.16	1.6	-30.0	200

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.2 Output parameters - Continued.

Signal	Voh min (V)	Vol max (V)	Ioh max (mA)	Iol max (mA)	Ios max (mA)	Cout max (pF)
INTFC BIT 0	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 1	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 2	2.4	0.5	-0.16	1.6	-30.0	175
INTFC BIT 3	2.4	0.5	-0.16	1.6	-30.0	175

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
1 1/	tsu	INTFC BIT 0 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 1 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 2 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 3 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 4 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 5 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 6 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 7 to IO CLK	15	15	15	--	--	--	nS	12
2 2/	tsu	INTFC BIT 0 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 1 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 2 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 3 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 4 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 5 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 6 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 7 to IO CLK	15	15	15	--	--	--	nS	12

1/ INTFC BIT 0-7 is channel N.

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
3 1/	th	IO CLK to INTFC BIT 0	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 1	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 2	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 3	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 4	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 5	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 6	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 7	10	10	10	--	--	--	nS	12
4 2/	th	IO CLK to INTFC BIT 0	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 1	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 2	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 3	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 4	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 5	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 6	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 7	10	10	10	--	--	--	nS	12

1/ INTFC BIT 0-7 is channel N.

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
5	tpd	IO CLK to INTFC BIT 0	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 1	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 2	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 3	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 4	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 5	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 6	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 7	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 0 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 1 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 2 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 3 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 4 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 5 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 6 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 7 N+1	--	--	--	61	61	61	nS	12
7	tpd	IN BIT 0 to INTFC BIT 0	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 1 to INTFC BIT 1	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 2 to INTFC BIT 2	--	--	--	115	115	115	nS	12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
7	tpd	IN BIT 3 to INTFC BIT 3	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 4 to INTFC BIT 4	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 5 to INTFC BIT 5	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 6 to INTFC BIT 6	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 7 to INTFC BIT 7	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 0 to INTFC BIT 0	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 1 to INTFC BIT 1	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 2 to INTFC BIT 2	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 3 to INTFC BIT 3	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 4 to INTFC BIT 4	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 5 to INTFC BIT 5	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 6 to INTFC BIT 6	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 7 to INTFC BIT 7	--	--	--	115	115	115	nS	12
9 1/	tpd	EI+LD C RG to INTFC BIT 0	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 1	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 2	--	--	--	65	65	65	nS	12

1/ INTFC BIT 0-7 is channel N.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
9 1/	tpd	EI+LD C RG to INTFC BIT 3	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 4	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 5	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 6	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 7	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 0	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 1	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 2	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 3	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 4	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 5	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 6	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 7	--	--	--	65	65	65	nS	12
10 2/	tpd	EI+LD C RG to INTFC BIT 0	--	--	--	65	65	65	nS	12

1/ INTFC BIT 0-7 is channel N.

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.3.3 Class I and II dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
10 2/	tpd	EI+LD C RG to INTFC BIT 1	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 2	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 3	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 4	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 5	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 6	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 7	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 0	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 1	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 2	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 3	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 4	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 5	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 6	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 7	--	--	--	65	65	65	nS	12

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

6.4 Module function. The parallel interface modules (type A, B, and C) contain input and output data circuits, request receivers and read/write control circuits. Each of the modules handle 8 bits of data for channel N and channel N+1. Functionally, MIL-STD-1397 type A, B, and C interfaces operate identically, the differences being in the receiver and driver circuits for the particular interface. Input data receivers receive data or interrupt codes and transfer this information to an External Interrupt/Input Data (EI/ID) register. Loading of these registers is controlled by the read/write control circuits. Output circuits consist of an output data register and output data driver. The output data driver will transmit data and acknowledge signals at the voltage level corresponding to the selected interface. The request receivers receive the channel requests (External Function Request (EFR), External Interrupt Request (EIR), Output Data Request (ODR), and Input Data Request (IDR)) and transfer them to the scan, request and timing control circuits on the parallel channel adapter module.

6.4.1 Input data receivers. Inputs to the input data receivers are information outputs from a peripheral device characterized by the following levels:

(a) Nominal values of 0 volts and -15 volts to represent a "1" and a "0", respectively, with a switching threshold of -6 $\pm$ 1.5 volts (Type A).

(b) Nominal values of 0 volts and -3 volts to represent a "1" and a "0", respectively, with a switching threshold of -1.5 $\pm$ 0.4 volts (Type B).

(c) Nominal values of 0 volts and +3.5 volts to represent a "1" and a "0", respectively, with a switching threshold of +0.8 and +2.2 volts (Type C).

Line receivers and passive resistive/capacitive networks are employed with proper biasing levels to ensure compliance with the interface levels described above. Outputs from the receivers are applied to input data registers and external interrupt registers. The test channel N and N+1 signals are also applied to the module at the receivers from the Input/Output (I/O) parallel channel control module for channel testing.

6.4.2 Input data register. The 8-bit input data register holds the input data byte. The register is controlled by the parallel channel control module (ld ID rgtr chan N/N+1). The register is controlled by rd ID rgtr chan N/N+1 also from

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

the parallel channel control module. Outputs from the input data register are placed on the interface data bus and subsequently sent to the parallel channel control module.

6.4.3 External interrupt register. The 8-bit external interrupt register holds the interrupt word read from the peripheral device via the input data receivers. The register is enabled by the ld EI rgtr chan N/N+1 signal from the read/write control circuits. The load signal is a gated EIR from the request receivers. The register is controlled by the rd EI rgtr chan N/N+1 signal from the read/write control circuits. Outputs from the external interrupt register are placed on the interface data bus and sent to the parallel channel control module.

6.4.4 Output data register. The 8-bit output data register holds the data that is destined to be transmitted to the peripheral device. Levels are characterized by the values listed in 6.4.1. The output data register is clocked by the I/O clock signal and enabled by the ld c regtr chan N/N+1 signal from the read/write control circuits. Test signals are also applied from the parallel I/O channel control module to allow module test.

6.4.5 Output data drivers. The output data drivers convert the Transistor Transistor Logic (TTL) output data into the required level for the interface type and drive the output data lines.

6.4.6 Request receivers. The request receivers convert the IDR, EIR, ODR, and EFR from the interface level (described in 6.4.1) to TTL level. Outputs from the request receiver are applied to the parallel channel control module. The IDR and EIR signals are gated with the test chan N/N+1 signal for module testing.

6.4.7 Read/write circuits. The read/write control circuits perform the various load, test and control functions for the MIL-STD-1397 types A, B, and C modules. A pair of two-line and four-line decoders accomplish the task of differentiating between elements of channel N and channel N+1 in addition to providing the read signals for the input data and external input registers. Test signals for channel N and channel N+1 are gated with EIR and IDR to provide module testing for both channels.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins.

Signal name	Pin number	I/O	Description
TEST CH N	6	I	TEST CH N
EI CH N+1	7	I	LD EI RGTR CH N+1
FAST	8	I	FAST
ID CH N	14	I	LD ID RGTR CH N
IN BIT 0 RTN	19	I	CH N INPUT DATA BIT 0 RTN
IN BIT 0	21	I	CH N INPUT DATA BIT 0
IN BIT 1 RTN	22	I	CH N INPUT DATA BIT 1 RTN
IN BIT 1	23	I	CH N INPUT DATA BIT 1
IN BIT 2 RTN	24	I	CH N INPUT DATA BIT 2 RTN
IN BIT 2	26	I	CH N INPUT DATA BIT 2
IN BIT 3 RTN	27	I	CH N INPUT DATA BIT 3 RTN
IN BIT 3	28	I	CH N INPUT DATA BIT 3
IN BIT 4 RTN	29	I	CH N INPUT DATA BIT 4 RTN
IN BIT 4	30	I	CH N INPUT DATA BIT 4
IN BIT 5 RTN	32	I	CH N INPUT DATA BIT 5 RTN
IN BIT 5	34	I	CH N INPUT DATA BIT 5
IN BIT 6 RTN	35	I	CH N INPUT DATA BIT 6 RTN
IN BIT 6	36	I	CH N INPUT DATA BIT 6
IN BIT 7 RTN	37	I	CH N INPUT DATA BIT 7 RTN
IN BIT 7	38	I	CH N INPUT DATA BIT 7

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins - Continued.

Signal name	Pin number	I/O	Description
OD RTN CH N	42	I	OD(R) RTN CH N (IN)
OD CH N IN	43	I	OD(R) CH N (IN)
EF RTN CH N	44	I	EF(R) RTN CH N (IN)
EF CH N IN	45	I	EF(R) CH N (IN)
ID ACK N	52	I	ID ACK CH N (IN)
PWR UP CLR	58	I	POWER UP MACLR (IN)
EF ACK N	61	I	EF ACK CH N (IN)
OD ACK N	63	I	OD ACK CH N (IN)
ID CH N+1	64	I	LD ID RGTR CH N+1
IO CLK	65	I	IO CLK
EI+LD C RG	66	I	EI+LD C REG
CH N	67	I	CH N
RCV DATA	68	I	RCV DATA
TEST CH N+1	69	I	TEST CH N+1
N+1 IN 0 RTN	70	I	CH N+1 INPUT DATA BIT 0 RTN
N+1 IN 0	71	I	CH N+1 INPUT DATA BIT 0
N+1 IN 1 RTN	72	I	CH N+1 INPUT DATA BIT 1 RTN
N+1 IN 1	73	I	CH N+1 INPUT DATA BIT 1
N+1 IN 2 RTN	74	I	CH N+1 INPUT DATA BIT 2 RTN
N+1 IN 2	76	I	CH N+1 INPUT DATA BIT 2

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins - Continued.

Signal name	Pin number	I/O	Description
N+1 IN 3 RTN	77	I	CH N+1 INPUT DATA BIT 3 RTN
N+1 IN 3	78	I	CH N+1 INPUT DATA BIT 3
N+1 IN 4 RTN	82	I	CH N+1 INPUT DATA BIT 4 RTN
N+1 IN 4	83	I	CH N+1 INPUT DATA BIT 4
N+1 IN 5 RTN	84	I	CH N+1 INPUT DATA BIT 5 RTN
N+1 IN 5	85	I	CH N+1 INPUT DATA BIT 5
N+1 IN 6 RTN	86	I	CH N+1 INPUT DATA BIT 6 RTN
N+1 IN 6	87	I	CH N+1 INPUT DATA BIT 6
N+1 IN 7 RTN	88	I	CH N+1 INPUT DATA BIT 7 RTN
N+1 IN 7	89	I	CH N+1 INPUT DATA BIT 7
EI RTN CH N	91	I	EI(R) RTN CH N
EI CH N	92	I	EI(R) CH N
ID RTN CH N	93	I	ID(R) RTN CH N
ID CH N	94	I	ID(R) CH N
EN CH N IN	99	I	EI ENBL CH N (IN)
OUT BIT 7	2	O	OUTPUT DATA BIT 7 CH N
OUT BIT 6	3	O	OUTPUT DATA BIT 6 CH N
OUT BIT 5	4	O	OUTPUT DATA BIT 5 CH N
OUT BIT 4	5	O	OUTPUT DATA BIT 4 CH N
OD RQ CH N	39	O	OD REQ CH N (OUT)

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins - Continued.

Signal name	Pin number	I/O	Description
EF RQ CH N	41	O	EF REQ CH N (OUT)
OUT BIT 0	46	O	OUTPUT DATA BIT 0 CH N
OUT BIT 1	47	O	OUTPUT DATA BIT 1 CH N
OUT BIT 2	48	O	OUTPUT DATA BIT 2 CH N
OUT BIT 3	49	O	OUTPUT DATA BIT 3 CH N
ID N OUT	53	O	ID(A) CH N (OUT)
OUT 3 N+1	54	O	OUTPUT DATA BIT 3 CH N+1
OUT 2 N+1	55	O	OUTPUT DATA BIT 2 CH N+1
OUT 1 N+1	56	O	OUTPUT DATA BIT 1 CH N+1
OUT 0 N+1	57	O	OUTPUT DATA BIT 0 CH N+1
EF N OUT	59	O	EF(A) CH N (OUT)
OD N OUT	62	O	OD(A) CH N (OUT)
EI RQ CH N	79	O	EI REQ CH N
ID RQ CH N	80	O	ID REQ CH N
OUT 4 N+1	95	O	OUTPUT DATA BIT 4 CH N+1
OUT 5 N+1	96	O	OUTPUT DATA BIT 5 CH N+1
OUT 6 N+1	97	O	OUTPUT DATA BIT 6 CH N+1
OUT 7 N+1	98	O	OUTPUT DATA BIT 7 CH N+1
EN N OUT	100	O	EI ENBL CH N (OUT)
INTFC BIT 4	9	I/O	INTFC DATA BIT 4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

6.4.8 Description of I/O pins - Continued.

Signal name	Pin number	I/O	Description
INTFC BIT 5	11	I/O	INTFC DATA BIT 5
INTFC BIT 6	12	I/O	INTFC DATA BIT 6
INTFC BIT 7	13	I/O	INTFC DATA BIT 7
INTFC BIT 0	15	I/O	INTFC DATA BIT 0
INTFC BIT 1	16	I/O	INTFC DATA BIT 1
INTFC BIT 2	17	I/O	INTFC DATA BIT 2
INTFC BIT 3	18	I/O	INTFC DATA BIT 3

6.5 Functional test vectors. Functional test vectors are not printed herein because of their extreme length; and, even when presented as a hard copy, they require conversion to on-line format. When the entire sequence of vector groups is needed for driving devices as part of inspection, a test program output should be generated in a form compatible with test system architecture (magnetic tape format usually preferred). For reference purposes, the Naval Weapons Support Center (Code 607) maintains a limited quantity of dated, hard copy printouts of the functional test vectors and these may be obtained upon request.

Preparing activity:
Navy - SH

(Project 5963-N728)

Agent:
NWSC Crane

Source: https://assist.dla.mil -- Downloaded: 20261O-20T18:21Z
Check the source to verify that this is the currentversion before use.

TABLE II. Isolation test.

Test cond	Test description	Connect		25 ± 5°C Initial limits		Units	Notes
		A to	B to	Min	Max		
A1	Isolation, frame	C,20,23	Frame	10	INF	MOhm	1-8
A2	Isolation, used to unused pins	C	20,23	10	INF	MOhm	1-8
A3	Isolation, unused to unused pins	20	33	10	INF	MOhm	1-8

NOTES:

1. Isolation test tolerance table.

Condition	Value	Accuracy	Test condition
Megohm bridge voltage	100 V	± 10 percent	A1-A3
Isolation measurement	NA	± 500 KOhm	A1-A3

2. The ohmmeter used shall be item R06.

3. In the set-up conditions in table II, 'A' shall correspond to the positive terminal of the megohm bridge, 'B' shall correspond to the negative terminal, and 'C' shall correspond to all used pins shorted together.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

4. Warning: When using a megohm bridge, high voltage may be present at any of the output binding posts. Always set the megohm bridge function switch to "DISCHARGE" before connecting or disconnecting the test leads.

5. When testing for frame isolation, penetrate the anodized finish on the module frame with a sharply pointed probe connected to the negative terminal of the megohm bridge.

6. Caution: Set megohm bridge to limit current to 10 uA before applying voltage to the module.

7. The test circuit shall be as indicated on figure 6.

8. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 6. Isolation test circuit for table II.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE III. Continuity test.

Test cond	Test description	Connect A to	Connect B to	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
B1	Continuity, GND	10	25	0	1	Ohm	1-5
B2	Continuity, GND	10	40				
B3	Continuity, GND	60	75				
B4	Continuity, GND	60	90				
B5	Continuity, Vcc	1	31				
B6	Continuity, Vcc	51	81	0	1	Ohm	1-5

NOTES:

1. Continuity test tolerance table.

Condition	Value	Accuracy	Test condition
Continuity measurement	NA	± 0.05 Ohm	B1-B6

2. The ohmmeter used shall be item R07.

3. In the set-up conditions in table III, 'A' shall correspond to the positive terminal of the ohmmeter, and 'B' shall correspond to the negative terminal.

4. The test circuit shall be as indicated on figure 7.

5. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 7. Continuity test circuit for table III.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE IV. Power supply stress test.

Test cond	Power supply	Vin (V)	Connect Positive lead to	Connect Negative lead to	25 ± 5°C Initial limits	Notes
C	Vcc	7.0	1,31,51, 81	10,25, 40,60, 75,90	Module shall pass all remaining tests.	1-6
	V-	17.5	10,25, 40,60, 75,90	50	Module shall pass all remaining tests.	1-6

NOTES:

1. Power supply stress test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	7.0 V	+0 mV,-70 mV	C
(V-)	-17.5 V	+175 mV,-0 mV	C
Power supply current limit, (Vcc)	1.1 A	NA	C
(V-)	-0.22 A	NA	C

2. There shall be no power supply voltage overshoot on this test.

3. Connect the power supplies to the module as indicated in table IV.

4. When performing the power supply stress test, no measurements are taken. This condition shall be maintained for a minimum of 5 seconds.

5. The test circuit shall be as indicated on figure 8.

6. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 8. Vcc stress test circuit for table IV.

Source: https://assist.dla.mil -- Downloaded: 20261-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE V. Input breakdown current test.

Test cond	Signal name	Pin no.	Vin (V)	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
D1	TEST CH N	6	5.5	0.0	0.1	mA	1-3
D2	EI CH N+1	7	5.5	0.0	0.1	mA	1-3
D3	FAST	8	5.5	-0.115	8.33	mA	1-3
D4	ID CH N	14	5.5	0.0	0.1	mA	1-3
D5	ID ACK N	52	5.5	0.0	1.0	mA	1-3
D6	PWR UP CLR	58	5.5	0.0	4.0	mA	1-3
D7	EF ACK N	61	5.5	0.0	1.0	mA	1-3
D8	OD ACK N	63	5.5	0.0	1.0	mA	1-3
D9	ID CH N+1	64	5.5	0.0	0.1	mA	1-3
D10	IO CLK	65	5.5	0.0	0.4	mA	1-3
D11	EI+LD C RG	66	5.5	0.0	0.2	mA	1-3
D12	CH N	67	|	|	|	|	|
D13	RCV DATA	68	5.5	0.0	0.2	mA	1-3
D14	TEST CH N+1	69	5.5	0.0	0.1	mA	1-3
D15	EN CH N IN	99	5.5	0.0	1.0	mA	1-3

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES:

1. Input breakdown current test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	D1-D15
(V-)	-16.5 V	± 165 mV	D1-D15
Power supply current limit, (Vcc)	0.9 A	NA	D1-D15
(V-)	-0.18 A	NA	D1-D15
Forcing voltage, (Vin)	5.5 V	± 55 mV	D1-D15
Pattern voltage high, (VH)	3.0 V	± 100 mV	D1-D15
low, (VL)	0.0 V	± 100 mV	D1-D15
Input current measurement	NA	± 5 uA	D1,D2
	NA	± 420 uA	D3
	NA	± 5 uA	D4
	NA	± 50 uA	D5
	NA	± 200 uA	D6
	NA	± 50 uA	D7,D8
	NA	± 5 uA	D9
	NA	± 20 uA	D10
	NA	± 10 uA	D11-D13
	NA	± 5 uA	D14
	NA	± 50 uA	D15

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line.

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table V and the current then measured. The forcing voltage overshoot shall not exceed 100 mV.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE VI. Output short circuit current test.

Test cond	Signal name	Pin no.	Vout (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
E1	OUT BIT 7	2	0.0	-180.0	-70.0	mA	1-4
E2	OUT BIT 6	3					
E3	OUT BIT 5	4					
E4	OUT BIT 4	5	0.0	-180.0	-70.0	mA	1-4
E5	INTFC BIT 4	9	0.0	-220.0	-30.0	mA	1-4
E6	INTFC BIT 4	9					
E7	INTFC BIT 4	9					
E8	INTFC BIT 4	9					
E9	INTFC BIT 5	11					
E10	INTFC BIT 5	11					
E11	INTFC BIT 5	11					
E12	INTFC BIT 5	11					
E13	INTFC BIT 6	12					
E14	INTFC BIT 6	12					
E15	INTFC BIT 6	12					
E16	INTFC BIT 6	12					
E17	INTFC BIT 7	13					
E18	INTFC BIT 7	13					
E19	INTFC BIT 7	13					
E20	INTFC BIT 7	13					
E21	INTFC BIT 0	15	0.0	-220.0	-30.0	mA	1-4

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE VI. Output short circuit current test - Continued.

Test cond	Signal name	Pin no.	Vout (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
E22	INTFC BIT 0	15	0.0	-220.0	-30.0	mA	1-4
E23	INTFC BIT 0	15					
E24	INTFC BIT 0	15					
E25	INTFC BIT 1	16					
E26	INTFC BIT 1	16					
E27	INTFC BIT 1	16					
E28	INTFC BIT 1	16					
E29	INTFC BIT 2	17					
E30	INTFC BIT 2	17					
E31	INTFC BIT 2	17					
E32	INTFC BIT 2	17					
E33	INTFC BIT 3	18					
E34	INTFC BIT 3	18					
E35	INTFC BIT 3	18					
E36	INTFC BIT 3	18	0.0	-220.0	-30.0	mA	1-4
E37	OD RQ CH N	39	0.0	-3.1	-1.3	mA	1-4
E38	EF RQ CH N	41	0.0	-3.1	-1.3	mA	1-4
E39	OUT BIT 0	46	0.0	-180.0	-70.0	mA	1-4
E40	OUT BIT 1	47					
E41	OUT BIT 2	48					
E42	OUT BIT 3	49	0.0	-180.0	-70.0	mA	1-4

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE VI. Output short circuit current test - Continued.

Test cond	Signal name	Pin no.	Vout (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
E43	ID N OUT	53	0.0	-225.0	-50.0	mA	1-4
E44	OUT 3 N+1	54	0.0	-180.0	-70.0	mA	1-4
E45	OUT 2 N+1	55					
E46	OUT 1 N+1	56					
E47	OUT 0 N+1	57	0.0	-180.0	-70.0	mA	1-4
E48	EF N OUT	59	0.0	-225.0	-50.0	mA	1-4
E49	OD N OUT	62	0.0	-225.0	-50.0	mA	1-4
E50	EI RQ CH N	79	0.0	-5.2	-5.8	mA	1-4
E51	ID RQ CH N	80	0.0	-5.2	-5.8	mA	1-4
E52	OUT 4 N+1	95	0.0	-180.0	-70.0	mA	1-4
E53	OUT 5 N+1	96					
E54	OUT 6 N+1	97					
E55	OUT 7 N+1	98	0.0	-180.0	-70.0	mA	1-4
E56	EN N OUT	100	0.0	-225.0	-50.0	mA	1-4

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES:

1. Output short circuit current test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	E1-E56
(V-)	-16.5 V	± 165 mV	E1-E56
Power supply current limit, (Vcc)	0.9 A	NA	E1-E56
(V-)	-0.18 A	NA	E1-E56
Forcing voltage, (Vout)	0.0 V	± 50 mV	E1-E56
Pattern voltage high, (VH)	3.0 V	± 100 mV	E1-E56
low, (VL)	0.0 V	± 100 mV	E1-E56
Output current measurement	NA	± 5.50 mA	E1-E4
	NA	± 9.50 mA	E5-E36
	NA	± 0.09 mA	E37,E38
	NA	± 5.50 mA	E39-E42
	NA	± 8.75 mA	E43
	NA	± 5.50 mA	E44-E47
	NA	± 8.75 mA	E48,E49
	NA	± 0.03 mA	E50,E51
	NA	± 5.50 mA	E52-E55
	NA	± 8.75 mA	E56

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test table.

Source: https://assist.dla.mil -- Downloaded: 20260410-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line.

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table VI and the current then measured. The forcing voltage undershoot shall not exceed 100 mV.

3. When performing this test, only one output shall be tested at a time, and the duration of momentarily grounding each output shall not exceed 1 second.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE VII. Input current, high level, test.

Test cond	Signal name	Pin no.	Vih (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
F1	TEST CH N	6	2.4	-0.2	0.02	mA	1-3
F2	EI CH N+1	7	2.4	-0.2	0.02	mA	1-3
F3	FAST	8	2.4	-41.2	-2.04	mA	1-3
F4	INTFC BIT 4	9	2.4	-0.8	0.12	mA	1-3
F5	INTFC BIT 5	11					
F6	INTFC BIT 6	12					
F7	INTFC BIT 7	13	2.4	-0.8	0.12	mA	1-3
F8	ID CH N	14	2.4	-0.2	0.02	mA	1-3
F9	INTFC BIT 0	15	2.4	-0.8	0.12	mA	1-3
F10	INTFC BIT 1	16					
F11	INTFC BIT 2	17					
F12	INTFC BIT 3	18	2.4	-0.8	0.12	mA	1-3
F13	ID ACK N	52	2.4	-4.0	0.1	mA	1-3
F14	PWR UP CLR	58	2.4	-16.0	0.4	mA	1-3
F15	EF ACK N	61	2.4	-4.0	0.1	mA	1-3
F16	OD ACK N	63	2.4	-4.0	0.1	mA	1-3
F17	ID CH N+1	64	2.4	-0.2	0.02	mA	1-3
F18	IO CLK	65	2.4	-1.44	0.08	mA	1-3
F19	EI+LD C RG	66	2.4	-0.8	0.04	mA	1-3
F20	CH N	67	2.4	-0.8	0.04	mA	1-3

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE VII. Input current, high level, test - Continued.

Test cond	Signal name	Pin no.	Vih (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
F21	RCV DATA	68	2.4	-0.6	0.04	mA	1-3
F22	TEST CH N+1	69	2.4	-0.2	0.02	mA	1-3
F23	EN CH N IN	99	2.4	-4.0	0.1	mA	1-3

NOTES:

1. Input current, high level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	F1-F23
(V-)	-16.5 V	± 165 mV	F1-F23
Power supply current limit, (Vcc)	0.9 A	NA	F1-F23
(V-)	-0.18 A	NA	F1-F23
Forcing voltage, (Vih)	2.4 V	± 50 mV	F1-F23
Pattern voltage high, (VH)	3.0 V	± 100 mV	F1-F23
low, (VL)	0.0 V	± 100 mV	F1-F23
Input current measurement	NA	± 11 uA	F1,F2
	NA	± 1960 uA	F3
	NA	± 46 uA	F4-F7
	NA	± 11 uA	F8
	NA	± 46 uA	F9-F12
	NA	± 205 uA	F13

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

Condition	Value	Accuracy	Test condition
Input current measurement	NA	± 820 uA	F14
	NA	± 205 uA	F15,F16
	NA	± 11 uA	F17
	NA	± 76 uA	F18
	NA	± 42 uA	F19,F20
	NA	± 32 uA	F21
	NA	± 11 uA	F22
	NA	± 205 uA	F23

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line.

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table VII and the current then measured. The forcing voltage overshoot shall not exceed 100 mV.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE VIII. Input current, low level, test.

Test cond	Signal name	Pin no.	Vil (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
G1	TEST CH N	6	0.4	-0.2	0.02	mA	1-3
G2	EI CH N+1	7	0.4	-0.2	0.02	mA	1-3
G3	FAST	8	0.4	-41.2	-2.04	mA	1-3
G4	INTFC BIT 4	9	0.4	-0.8	0.12	mA	1-3
G5	INTFC BIT 5	11					
G6	INTFC BIT 6	12					
G7	INTFC BIT 7	13	0.4	-0.8	0.12	mA	1-3
G8	ID CH N	14	0.4	-0.2	0.02	mA	1-3
G9	INTFC BIT 0	15	0.4	-0.8	0.12	mA	1-3
G10	INTFC BIT 1	16					
G11	INTFC BIT 2	17					
G12	INTFC BIT 3	18	0.4	-0.8	0.12	mA	1-3
G13	ID ACK N	52	0.4	-4.0	0.1	mA	1-3
G14	PWR UP CLR	58	0.4	-16.0	0.4	mA	1-3
G15	EF ACK N	61	0.4	-4.0	0.1	mA	1-3
G16	OD ACK N	63	0.4	-4.0	0.1	mA	1-3
G17	ID CH N+1	64	0.4	-0.2	0.02	mA	1-3
G18	IO CLK	65	0.4	-1.44	0.08	mA	1-3
G19	EI+LD C RG	66	0.4	-0.8	0.04	mA	1-3
G20	CH N	67	0.4	-0.8	0.04	mA	1-3

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE VIII. Input current, low level, test - Continued.

Test cond	Signal name	Pin no.	Vil (V)	25 ± 5°C Initial limits Min	Max	Units	Notes
G21	RCV DATA	68	0.4	-0.6	0.04	mA	1-3
G22	TEST CH N+1	69	0.4	-0.2	0.02	mA	1-3
G23	EN CH N IN	99	0.4	-4.0	0.1	mA	1-3

NOTES:

1. Input current, low level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	G1-G23
(V-)	-16.5 V	± 165 mV	G1-G23
Power supply current limit, (Vcc)	0.9 A	NA	G1-G23
(V-)	-0.18 A	NA	G1-G23
Forcing voltage, (Vil)	0.4 V	± 50 mV	G1-G23
Pattern voltage high, (VH)	3.0 V	± 100 mV	G1-G23
low, (VL)	0.0 V	± 100 mV	G1-G23
Input current measurement	NA	± 11 uA	G1,G2
	NA	± 1960 UA	G3
	NA	± 46 uA	G4-G7
	NA	± 11 uA	G8
	NA	± 46 uA	G9-G12

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

Condition	Value	Accuracy	Test condition
Input current measurement	NA	± 205 uA	G13
	NA	± 820 uA	G14
	NA	± 205 uA	G15,G16
	NA	± 11 uA	G17
	NA	± 76 uA	G18
	NA	± 42 uA	G19,G20
	NA	± 32 uA	G21
	NA	± 11 uA	G22
	NA	± 205 uA	G23

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line.

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing voltage shall be applied to the pin specified in the appropriate test conditions in table VIII and the current then measured. The forcing voltage overshoot shall not exceed 100 mV.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE IX. Output voltage, high level, test.

Test cond	Signal name	Pin no.	Ioh (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
H1	OUT BIT 7	2	-0.4	2.4	4.5	V	1-4
H2	OUT BIT 6	3					
H3	OUT BIT 5	4					
H4	OUT BIT 4	5	-0.4	2.4	4.5	V	1-4
H5	INTFC BIT 4	9	-0.16	2.4	4.5	V	1-4
H6	INTFC BIT 4	9					
H7	INTFC BIT 4	9					
H8	INTFC BIT 4	9					
H9	INTFC BIT 5	11					
H10	INTFC BIT 5	11					
H11	INTFC BIT 5	11					
H12	INTFC BIT 5	11					
H13	INTFC BIT 6	12					
H14	INTFC BIT 6	12					
H15	INTFC BIT 6	12					
H16	INTFC BIT 6	12					
H17	INTFC BIT 7	13					
H18	INTFC BIT 7	13					
H19	INTFC BIT 7	13					
H20	INTFC BIT 7	13	-0.16	2.4	4.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE IX. Output voltage, high level, test - Continued.

Test cond	Signal name	Pin no.	Ioh (mA)	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
H21	INTFC BIT 0	15	-0.16	2.4	4.5	V	1-4
H22	INTFC BIT 0	15					
H23	INTFC BIT 0	15					
H24	INTFC BIT 0	15					
H25	INTFC BIT 1	16					
H26	INTFC BIT 1	16					
H27	INTFC BIT 1	16					
H28	INTFC BIT 1	16					
H29	INTFC BIT 2	17					
H30	INTFC BIT 2	17					
H31	INTFC BIT 2	17					
H32	INTFC BIT 2	17					
H33	INTFC BIT 3	18					
H34	INTFC BIT 3	18					
H35	INTFC BIT 3	18					
H36	INTFC BIT 3	18					
H37	OD RQ CH N	39					
H38	EF RQ CH N	41	-0.16	2.4	4.5	V	1-4
H39	OUT BIT 0	46	-0.4	2.4	4.5	V	1-4
H40	OUT BIT 1	47					
H41	OUT BIT 2	48	-0.4	2.4	4.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE IX. Output voltage, high level, test - Continued.

Test cond	Signal name	Pin no.	Ioh (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
H42	OUT BIT 3	49	-0.4	2.4	4.5	V	1-4
H43	ID N OUT	53					
H44	OUT 3 N+1	54					
H45	OUT 2 N+1	55					
H46	OUT 1 N+1	56					
H47	OUT 0 N+1	57					
H48	EF N OUT	59					
H49	OD N OUT	62					
H50	OUT 4 N+1	95					
H51	OUT 5 N+1	96					
H52	OUT 6 N+1	97					
H53	OUT 7 N+1	98					
H54	EN N OUT	100	-0.4	2.4	4.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES:

1. Output voltage, high level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V-)	4.5 V -13.5 V	± 45 mV ± 135 mV	H1-H54 H1-H54
Power supply current limit, (Vcc) (V-)	0.9 A -0.18 A	NA NA	H1-H54 H1-H54
Forcing current, (Ioh)	-0.4 mA -0.16 mA -0.4 mA	± 40 uA ± 16 uA ± 40 uA	H1-H4 H5-H38 H39-H54
Pattern voltage high, (VH) low, (VL)	3.0 V 0.0 V	± 100 mV ± 100 mV	H1-H54 H1-H54
Output voltage measurement	NA	± 105 mV	H1-H54

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line.

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.


NOTES: - Continued.

(d) The forcing current shall be applied to the pin specified in the appropriate test conditions in table IX and the voltage then measured.

3. The load shall be as indicated on figure 9.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.



NOTES:

1. CR1 = 1N4148 or equivalent.

2. The load capacitance is defined as follows:

(a) C = 100 ± 10 pF (including probe and parasitic capacitance) for sample dynamic tests.

(b) C = 300 ± 30 pF (including probe and parasitic capacitance) for qualification dynamic tests.

(c) The functional test shall be performed with only a 100 ± 10 pF load (including probe and parasitic capacitance) attached to each output.

(d) C not required for any other tests.

FIGURE 9. Logic load circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

3. Unless otherwise specified in the table below, select R1 for a current flow of Iol when point L is held at Vol. The values of Iol and Vol for each output are in the table below.

4. The value of R2 for each output load shall be as specified in the table below.

Pin number	R1 1/ (ohms)	R2 1/ (ohms)	Iol (mA)	Vol (volts)
2,3,4,5,46,47,48, 49,53,54,55,56,57, 59,62,95,96,97,98, 100	(see note 3 above)	6200	6.0	0.5
9,11,12,13,15,16, 17,18,39,41	34	130	1.6	0.5
79,80	34	NA	1.6	0.5

1/ All resistors are metal film, ± 1 percent, 1/4 W.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE X. Output voltage, low level, test.

Test cond	Signal name	Pin no.	Iol (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
J1	OUT BIT 7	2	6.0	0.0	0.5	V	1-4
J2	OUT BIT 6	3					
J3	OUT BIT 5	4					
J4	OUT BIT 4	5	6.0	0.0	0.5	V	1-4
J5	INTFC BIT 4	9	1.6	0.0	0.5	V	1-4
J6	INTFC BIT 4	9					
J7	INTFC BIT 4	9					
J8	INTFC BIT 4	9					
J9	INTFC BIT 5	11					
J10	INTFC BIT 5	11					
J11	INTFC BIT 5	11					
J12	INTFC BIT 5	11					
J13	INTFC BIT 6	12					
J14	INTFC BIT 6	12					
J15	INTFC BIT 6	12					
J16	INTFC BIT 6	12					
J17	INTFC BIT 7	13					
J18	INTFC BIT 7	13					
J19	INTFC BIT 7	13					
J20	INTFC BIT 7	13					
J21	INTFC BIT 0	15	1.6	0.0	0.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE X. Output voltage, low level, test - Continued.

Test cond	Signal name	Pin no.	Iol (mA)	25 ± 5°C Initial limits Min	25 ± 5°C Initial limits Max	Units	Notes
J22	INTFC BIT 0	15	1.6	0.0	0.5	V	1-4
J23	INTFC BIT 0	15					
J24	INTFC BIT 0	15					
J25	INTFC BIT 1	16					
J26	INTFC BIT 1	16					
J27	INTFC BIT 1	16					
J28	INTFC BIT 1	16					
J29	INTFC BIT 2	17					
J30	INTFC BIT 2	17					
J31	INTFC BIT 2	17					
J32	INTFC BIT 2	17					
J33	INTFC BIT 3	18					
J34	INTFC BIT 3	18					
J35	INTFC BIT 3	18					
J36	INTFC BIT 3	18					
J37	OD RQ CH N	39					
J38	EF RQ CH N	41	1.6	0.0	0.5	V	1-4
J39	OUT BIT 0	46	6.0	0.0	0.5	V	1-4
J40	OUT BIT 1	47					
J41	OUT BIT 2	48					
J42	OUT BIT 3	49	6.0	0.0	0.5	V	1-4

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE X. Output voltage, low level, test - Continued.

Test cond	Signal name	Pin no.	Iol (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
J43	ID N OUT	53	6.0	0.0	0.5	V	1-4
J44	OUT 3 N+1	54					
J45	OUT 2 N+1	55					
J46	OUT 1 N+1	56					
J47	OUT 0 N+1	57					
J48	EF N OUT	59					
J49	OD N OUT	62	6.0	0.0	0.5	V	1-4
J50	EI RQ CH N	79	1.6	0.0	0.5	V	1-4
J51	ID RQ CH N	80	1.6	0.0	0.5	V	1-4
J52	OUT 4 N+1	95	6.0	0.0	0.5	V	1-4
J53	OUT 5 N+1	96					
J54	OUT 6 N+1	97					
J55	OUT 7 N+1	98					
J56	EN N OUT	100	6.0	0.0	0.5	V	1-4

NOTES:

1. Output voltage, low level, test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	4.5 V	± 45 mV	J1-J56
(V-)	-13.5 V	± 135 mV	J1-J56

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

Condition	Value	Accuracy	Test condition
Power supply current limit, (Vcc)	0.9 A	NA	J1-J56
(V-)	-0.18 A	NA	J1-J56
Forcing current, (Iol)	6.0 mA	± 600 uA	J1-J4
	1.6 mA	± 160 uA	J5-J38
	6.0 mA	± 600 uA	J39-J49
	1.6 mA	± 160 uA	J50,J51
	6.0 mA	± 600 uA	J52-J56
Pattern voltage high, (VH)	3.0 V	± 100 mV	J1-J56
low, (VL)	0.0 V	± 100 mV	J1-J56
Output voltage measurement	NA	± 25 mV	J1-J56

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) Precondition the module under test to achieve the required state and make the indicated measurement at the appropriate pattern line.

(c) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(d) The forcing current shall be applied to the pin specified in the appropriate test conditions in table X and the voltage then measured.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

3. The load shall be as indicated on figure 9.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XI. Input clamp diode voltage test.

Test cond	Signal name	Pin no.	Iin (mA)	25 ± 5°C Initial limits Min	Max	Units	Notes
L1	TEST CH N	6	-18.0	-1.5	0.0	V	1-3
L2	EI CH N+1	7					
L3	ID CH N	14	-18.0	-1.5	0.0	V	1-3
L4	ID ACK N	52	-18.0	-1.2	0.0	V	1-3
L5	PWR UP CLR	58					
L6	EF ACK N	61					
L7	OD ACK N	63	-18.0	-1.2	0.0	V	1-3
L8	ID CH N+1	64	-18.0	-1.5	0.0	V	1-3
L9	IO CLK	65					
L10	EI+LD C RG	66					
L11	CH N	67					
L12	RCV DATA	68					
L13	TEST CH N+1	69	-18.0	-1.5	0.0	V	1-3
L14	EN CH N IN	99	-18.0	-1.2	0.0	V	1-3

NOTES:

1. Input clamp diode voltage test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	Off	NA	L1-L14
(V-)	Off	NA	L1-L14

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

Condition	Value	Accuracy	Test condition
Power supply current limit, (Vcc)	NA	NA	L1-L14
(V-)	NA	NA	L1-L14
Forcing current, (Iin)	-18 mA	± 1.8 mA	L1-L14
Pattern voltage high, (VH)	NA	NA	L1-L14
low, (VL)	NA	NA	L1-L14
Input voltage measurement	NA	± 75 mV	L1-L3
	NA	± 60 mV	L4-L7
	NA	± 75 mV	L8-L13
	NA	± 60 mV	L14

2. The following procedure is required to perform this test:

(a) No power shall be applied to the module.

(b) When making the test indicated on a pin, insure that the pin is disconnected from any drivers or comparators except those called for in the test.

(c) The forcing current shall be applied to the pin specified in the appropriate test conditions in table XI and the voltage then measured.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XII. Power supply filter capacitance test.

Test cond	Parameter	Pin numbers	25 ± 5°C Initial limits Min	Max	Units	Notes
M1	PSFC, Vcc	1	7.0	13.0	uF	1-4
M2	PSFC, Vcc	51	6.3	11.7	uF	1-4
M3	PSFC, V-	50	1.4	2.6	uF	1-4

NOTES:

1. Power supply filter capacitance test tolerance table.

Condition	Value	Accuracy	Test condition
Capacitance bridge frequency	1 KHz	± 100 Hz	M1-M3
Capacitance bridge voltage	0.3 Vp	± 30 mVp	M1-M3
Capacitance measurement	NA NA NA	± 300 nF ± 270 nF ± 60 nF	M1 M2 M3

2. The capacitance bridge used in this test shall be item C01. The negative terminal shall be connected to the module ground and the positive terminal to the pin indicated in table XII.

3. The test circuit shall be as indicated on figure 10.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 10. Power supply filter capacitance test circuit for table XII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XIII. Power supply current test.

Test cond	Parameter	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
N1	Icc, Vcc	1,31, 51,81	250	600	mA	1-3
N2	Icc, V-	50	-121	-50	mA	1-3

NOTES:

1. Power supply current test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc)	5.5 V	± 55 mV	N1,N2
(V-)	-16.5 V	± 165 mV	N1,N2
Power supply current limit, (Vcc)	0.9 A	NA	N1,N2
(V-)	-0.18 A	NA	N1,N2
Pattern voltage high, (VH)	3.0 V	± 100 mV	N1,N2
low, (VL)	0.0 V	± 100 mV	N1,N2
Power supply current measurement	NA	± 17.5 mA	N1
	NA	± 3.55 mA	N2

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test and take a measurement at the pattern line with the maximum power supply current as indicated in table XIII.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XIV. Functional test.

Test cond	Test description	Notes
P1	Functional test minimum power supply voltage maximum pattern rate (625 nS)	1-3
P2	Functional test maximum power supply voltage maximum pattern rate (625 nS)	1-3

NOTES:

1. Functional test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V-) (Vcc)	4.5 V -15.0 V 5.5 V	± 45 mV ± 150 mV ± 55 mV	P1 P1,P2 P2
Power supply current limit, (Vcc) (V-)	0.9 A -0.18 A	NA NA	P1,P2 P1,P2
Pattern voltage high, (VH) low, (VL)	 2.4 V 0.4 V	 ± 100 mV ± 100 mV	 P1,P2 P1,P2
Output voltage verification high, (Voh) high, (Voh) low, (Vol)	 NA NA NA	 ± 105 mV ± 155 mV ± 25 mV	 P1 P2 P1,P2

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.


(b) Use the appropriate pattern to verify the functional performance of the module as indicated in table XIV using only a capacitive load of 100 pF (see figure 9). The output compare levels shall be as follows:

High level: $2.4\ V \leq Voh \leq Vcc$
Low level: $0.0\ V \leq Vol \leq 0.5\ V$

(c) The module inputs shall not violate the minimum input timing parameters referenced on figure 11.

3. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.



NOTES:

1. (1) INTFC BIT 0-7 (channel N) to IO CLK. Minimum setup time: 15nS.

2. (2) INTFC BIT 0-7 (channel N+1) to IO CLK. Minimum setup time: 15 nS.

3. (3) IO CLK to INTFC BIT 0-7 (channel N). Minimum hold time: 10nS.

4. (4) IO CLK to INTFC BIT 0-7 (channel N+1). Minimum hold time: 10nS.

FIGURE 11. Input timing parameters for table XIV.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XV. Dynamic test.

Test cond	Test description	Notes
Q1	Dynamic test, sample maximum pattern rate (625 nS) minimum power supply	1-6
Q2	Dynamic test, sample maximum pattern rate (625 nS) maximum power supply	1-6
Q3	Dynamic test, qualification maximum pattern rate (625 nS) minimum power supply	1-6
Q4	Dynamic test, qualification maximum pattern rate (625 nS) maximum power supply	1-6

NOTES:

1. Dynamic test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (Vcc) (V-)	4.5 V 5.5 V -15.0 V	± 45 mV ± 55 mV ± 150 mV	Q1,Q3 Q2,Q4 Q1-Q4
Power supply current limit, (Vcc) (V-)	0.9 A -0.18 A	NA NA	Q1-Q4 Q1-Q4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

Condition	Value	Accuracy	Test condition
Input voltage			
high, (VH)	2.4 V	± 100 mV	Q1-Q4
low, (VL)	0.4 V	± 100 mV	Q1-Q4
Output voltage verification			
high, (Voh)	NA	± 100 mV	Q1,Q3
high, (Voh)	NA	± 100 mV	Q2,Q4
low, (Vol)	NA	± 100 mV	Q1-Q4

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

(b) The output compare levels shall be as follows:

High level: $Vref \leq Voh \leq Vcc$
Low level: $0.0\ V \leq Vol \leq Vref$


(c) The dynamic parameters are found in table XVI.

3. The load circuit for this test is specified on figure 9.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

4. Input/Output (I/O) waveforms are as referenced on figure 12. All of the input waveforms shall have the following characteristics:



Where:

(a) VH and VL are as specified in the test tolerance table.

(b) tTLH = tTHL ≤ 10 nS.

(c) Vref = 1.6 V.

5. This test shall be performed as indicated in table XV.

6. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
1 1/	tsu	INTFC BIT 0 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 1 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 2 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 3 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 4 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 5 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 6 to IO CLK	15	15	15	--	--	--	nS	12
1	tsu	INTFC BIT 7 to IO CLK	15	15	15	--	--	--	nS	12
2 2/	tsu	INTFC BIT 0 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 1 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 2 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 3 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 4 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 5 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 6 to IO CLK	15	15	15	--	--	--	nS	12
2	tsu	INTFC BIT 7 to IO CLK	15	15	15	--	--	--	nS	12

1/ INTFC BIT 0-7 is channel N.

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
3 1/	th	IO CLK to INTFC BIT 0	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 1	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 2	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 3	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 4	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 5	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 6	10	10	10	--	--	--	nS	12
3	th	IO CLK to INTFC BIT 7	10	10	10	--	--	--	nS	12
4 2/	th	IO CLK to INTFC BIT 0	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 1	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 2	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 3	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 4	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 5	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 6	10	10	10	--	--	--	nS	12
4	th	IO CLK to INTFC BIT 7	10	10	10	--	--	--	nS	12

1/ INTFC BIT 0-7 is channel N.

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
5	tpd	IO CLK to INTFC BIT 0	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 1	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 2	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 3	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 4	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 5	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 6	--	--	--	61	61	61	nS	12
5	tpd	IO CLK to INTFC BIT 7	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 0 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 1 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 2 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 3 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 4 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 5 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 6 N+1	--	--	--	61	61	61	nS	12
6	tpd	IO CLK to OUT 7 N+1	--	--	--	61	61	61	nS	12
7	tpd	IN BIT 0 to INTFC BIT 0	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 1 to INTFC BIT 1	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 2 to INTFC BIT 2	--	--	--	115	115	115	nS	12

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
7	tpd	IN BIT 3 to INTFC BIT 3	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 4 to INTFC BIT 4	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 5 to INTFC BIT 5	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 6 to INTFC BIT 6	--	--	--	115	115	115	nS	12
7	tpd	IN BIT 7 to INTFC BIT 7	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 0 to INTFC BIT 0	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 1 to INTFC BIT 1	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 2 to INTFC BIT 2	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 3 to INTFC BIT 3	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 4 to INTFC BIT 4	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 5 to INTFC BIT 5	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 6 to INTFC BIT 6	--	--	--	115	115	115	nS	12
8	tpd	N+1 IN 7 to INTFC BIT 7	--	--	--	115	115	115	nS	12
9 1/	tpd	EI+LD C RG to INTFC BIT 0	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 1	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 2	--	--	--	65	65	65	nS	12

1/ INTFC BIT 0-7 is channel N.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
9 1/	tpd	EI+LD C RG to INTFC BIT 3	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 4	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 5	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 6	--	--	--	65	65	65	nS	12
9	tpd	EI+LD C RG to INTFC BIT 7	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 0	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 1	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 2	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 3	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 4	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 5	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 6	--	--	--	65	65	65	nS	12
9	tpd	CH N to INTFC BIT 7	--	--	--	65	65	65	nS	12
10 2/	tpd	EI+LD C RG to INTFC BIT 0	--	--	--	65	65	65	nS	12

1/ INTFC BIT 0-7 is channel N.

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 20260-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVI. Dynamic parameters - Continued.

Ref num	Sym	Parameter	Minimum limit			Maximum limit			Unit	Figs
			-55°C	25°C	85°C	-55°C	25°C	85°C		
10 2/	tpd	EI+LD C RG to INTFC BIT 1	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 2	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 3	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 4	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 5	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 6	--	--	--	65	65	65	nS	12
10	tpd	EI+LD C RG to INTFC BIT 7	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 0	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 1	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 2	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 3	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 4	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 5	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 6	--	--	--	65	65	65	nS	12
10	tpd	CH N to INTFC BIT 7	--	--	--	65	65	65	nS	12

2/ INTFC BIT 0-7 is channel N+1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 12. Dynamic waveforms for table XVI.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVII. Input and output capacitance test.

Test cond	Signal name	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
Inputs						
R1	TEST CH N	6	2	50	pF	1-4
R2	EI CH N+1	7	2	75	pF	1-4
R3	FAST	8	6	223	pF	1-4
R4	ID CH N	14	2	50	pF	1-4
R5	IN BIT 0 RTN	19	4	75	pF	1-4
R6	IN BIT 0	21				
R7	IN BIT 1 RTN	22				
R8	IN BIT 1	23	4	75	pF	1-4
R9	IN BIT 2 RTN	24	4	100	pF	1-4
R10	IN BIT 2	26	4	75	pF	1-4
R11	IN BIT 3 RTN	27				
R12	IN BIT 3	28	4	75	pF	1-4
R13	IN BIT 4 RTN	29	4	100	pF	1-4
R14	IN BIT 4	30	4	75	pF	1-4
R15	IN BIT 5 RTN	32				
R16	IN BIT 5	34				
R17	IN BIT 6 RTN	35				
R18	IN BIT 6	36				
R19	IN BIT 7 RTN	37				
R20	IN BIT 7	38	4	75	pF	1-4

Source: https://assist.dla.mil -- Downloaded: 20261O-20T18:21Z
Check the source to verify that this is the currentversion before use.

TABLE XVII. Input and output capacitance test - Continued.

Test cond	Signal name	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
R21	OD RTN CH N	42	4	75	pF	1-4
R22	OD CH N IN	43				
R23	EF RTN CH N	44				
R24	EF CH N IN	45	4	75	pF	1-4
R25	ID ACK N	52	2	50	pF	1-4
R26	PWR UP CLR	58	8	100	pF	1-4
R27	EF ACK N	61	2	50	pF	1-4
R28	OD ACK N	63				
R29	ID CH N+1	64	2	50	pF	1-4
R30	IO CLK	65	4	125	pF	1-4
R31	EI+LD C RG	66	4	75		
R32	CH N	67				
R33	RCV DATA	68	4	75	pF	1-4
R34	TEST CH N+1	69	2	75	pF	1-4
R35	N+1 IN 0 RTN	70	4	100	pF	1-4
R36	N+1 IN 0	71	4	75	pF	1-4
R37	N+1 IN 1 RTN	72				
R38	N+1 IN 1	73				
R39	N+1 IN 2 RTN	74				
R40	N+1 IN 2	76				
R41	N+1 IN 3 RTN	77	4	75	pF	1-4

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVII. Input and output capacitance test - Continued.

Test cond	Signal name	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
R42	N+1 IN 3	78	4	75	pF	1-4
R43	N+1 IN 4 RTN	82				
R44	N+1 IN 4	83				
R45	N+1 IN 5 RTN	84				
R46	N+1 IN 5	85				
R47	N+1 IN 6 RTN	86				
R48	N+1 IN 6	87				
R49	N+1 IN 7 RTN	88				
R50	N+1 IN 7	89				
R51	EI RTN CH N	91				
R52	EI CH N	92				
R53	ID RTN CH N	93				
R54	ID CH N	94	4	75	pF	1-4
R55	EN CH N IN	99	2	100	pF	1-4
Bidirectionals						
R56	INTFC BIT 4	9	8	200	pF	1-4
R57	INTFC BIT 5	11	8	175	pF	1-4
R58	INTFC BIT 6	12	8	175	pF	1-4
R59	INTFC BIT 7	13	8	200	pF	1-4
R60	INTFC BIT 0	15	8	175	pF	1-4

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVII. Input and output capacitance test - Continued.

Test cond	Signal name	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
R61	INTFC BIT 1	16	8	175	pF	1-4
R62	INTFC BIT 2	17				
R63	INTFC BIT 3	18	8	175	pF	1-4

NOTES:

1. Input and output capacitance test tolerance table.

Condition	Value	Accuracy	Test condition
Capacitance meter frequency	1 MHz	± 100 KHz	R1-R63
Capacitance meter voltage	15 mV	± 1.5 mV	R1-R63
Capacitance measurement	NA	± 2.4 pF	R1
	NA	± 3.65 pF	R2
	NA	± 10.85 pF	R3
	NA	± 2.4 pF	R4
	NA	± 3.55 pF	R5-R8
	NA	± 4.8 pF	R9
	NA	± 3.55 pF	R10-R12
	NA	± 4.8 pF	R13
	NA	± 3.55 pF	R14-R24
	NA	± 2.4 pF	R25
	NA	± 4.6 pF	R26
	NA	± 2.4 pF	R27-R29
	NA	± 6.05 pF	R30
	NA	± 3.55 pF	R31-R33
	NA	± 3.65 pF	R34
	NA	± 4.8 pF	R35

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

Condition	Value	Accuracy	Test condition
Capacitance measurement	NA	± 3.55 pF	R36-R54
	NA	± 4.9 pF	R55
	NA	± 9.6 pF	R56
	NA	± 8.35 pF	R57,R58
	NA	± 9.6 pF	R59
	NA	± 8.35 pF	R60-R63

2. The capacitance meter used in this test shall be item C05. The negative terminal shall be connected to the module ground and the positive terminal to the pin indicated in table XVII.

3. The test circuit shall be as indicated on figure 13.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.




FIGURE 13. Input and output capacitance test circuit for table XVII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

TABLE XVIII. Power supply transient amplitude test.

Test cond	Parameter	Pin no.	25 ± 5°C Initial limits Min	Max	Units	Notes
T1	PSTA, Vcc	1	0	400	mV	1-4
T2	PSTA, Vcc	51	0	400	mV	1-4
T3	PSTA, V-	50	0	400	mV	1-4

NOTES:

1. Power supply transient amplitude test tolerance table.

Condition	Value	Accuracy	Test condition
Power supply, (Vcc) (V-)	5.0 V -15.0 V	± 250 mV ± 750 mV	T1-T3 T1-T3
Power supply current limit, (Vcc) (V-)	0.9 A -0.18 A	NA NA	T1-T3 T1-T3
Pattern voltage high, (VH) low, (VL)	3.0 V 0.0 V	± 100 mV ± 100 mV	T1-T3 T1-T3
Power supply transient amplitude measurement	NA	± 20 mV	T1-T3

2. The following procedure is required to perform this test:

(a) The module power supply and ground pins shall be connected as specified in the power supply stress test table to an external source. The power supply voltage, including overshoot, shall not exceed the value specified in the power supply stress test tolerance table.

Source: https://assist.dla.mil -- Downloaded: 20261O-20T18:21Z
Check the source to verify that this is the current version before use.

NOTES: - Continued.

(b) Precondition the module under test and make the indicated measurement for the test condition shown in table XVIII.

(c) Vcc pins 1 and 31 shall be shorted together, pins 51 and 81 shall be shorted together and the scope point, probe 'A', shall be connected to the pin indicated in table XVIII.

(d) Using the oscilloscope, D06,inspect for the most negative spike as shown on figure 14 at the pattern line with the maximum power supply current.

(e) The maximum probe capacitance is 15 pF. There shall be no other capacitance present on Vcc to ground.

3. The test circuit shall be as indicated on figure 15.

4. Abbreviations used are defined in 6.1.

Source: https://assist.dla.mil -- Downloaded: 202610-20T18:21Z
Check the source to verify that this is the current version before use.





FIGURE 14. Power supply transient amplitude waveform for table XVIII.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the currentversion before use.



NOTE:

1. MRP or emulator capable of reproducing system backpanel characteristics.

FIGURE 15. Power supply transient amplitude test circuit for table XVIII.

Source: https://assist.dla.mil -- Downloaded: 202640-20T18:21Z
Check the source to verify that this is the current version before use.

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

(See Instructions – Reverse Side)

1 DOCUMENT NUMBER	2 DOCUMENT TITLE
1-28787/503	Modules, Standard Electronic, MIL-STD-1397 Interface, Type C/PIC, Module, Key Code AHL

3 NAME OF SUBMITTING ORGANIZATION	4 TYPE OF ORGANIZATION *(Mark one)*
	☐ VENDOR
	☐ USER
ADDRESS *(Street, City, State, ZIP Code)*	☐ MANUFACTURER
	☐ OTHER *(Specify)* _____

5 PROBLEM AREAS

a Paragraph Number and Wording

b Recommended Wording

c Reason/Rationale for Recommendation

6 REMARKS

7a NAME OF SUBMITTER *(Last, First, MI)* – Optional	b WORK TELEPHONE NUMBER *(Include Area Code)* – Optional
MAILING ADDRESS *(Street, City, State, ZIP Code)* – Optional	8 DATE OF SUBMISSION *(YYMMDD)*

DD FORM 82 MAR 1426 PREVIOUS EDITION IS OBSOLETE

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.

INSTRUCTIONS In a continuing effort to make our standardization documents better, the DoD provides this form for use in submitting comments and suggestions for improvements All users of military standardization documents are invited to provide suggestions This form may be detached, folded along the lines indicated, taped along the loose edge *(DO NOT STAPLE)*, and mailed In block 5, be as specific as possible about particular problem areas such as wording which required interpretation, was too rigid, restrictive, loose, ambiguous, or was incompatible, and give proposed wording changes which would alleviate the problems Enter in block 6 any remarks not related to a specific paragraph of the document If block 7 is filled out, an acknowledgement will be mailed to you within 30 days to let you know that your comments were received and are being considered

NOTE This form may not be used to request copies of documents, nor to request waivers, deviations, or clarification of specification requirements on current contracts Comments submitted on this form do not constitute or imply authorization to waive any portion of the referenced document*(s)* or to amend contractual requirements

(Fold along this line)

(Fold along this line)

DEPARTMENT OF THE NAVY

COMMANDER
NAVAL SEA SYSTEMS COMMAND (SEA 5523)
DEPARTMENT OF THE NAVY
WASHINGTON, DC 20362

OFFICIAL BUSINESS
PENALTY FOR PRIVATE USE $300

BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO 12503 WASHINGTON D C
POSTAGE WILL BE PAID BY THE DEPARTMENT OF THE NAVY

COMMANDER
NAVAL SEA SYSTEMS COMMAND (SEA 55Z3)
DEPARTMENT OF THE NAVY
WASHINGTON, DC 20362

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T18:21Z
Check the source to verify that this is the current version before use.