The documentation and process conversion measures necessary to comply with this document shall be completed by 14 December2020.

INCH-POUND

MIL-PRF-19500/527F
W/AMENDMENT 1
14 September 2020
SUPERSEDING
MIL-PRF-19500/527F
23 December 2015

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, DARLINGTON, PNP, SILICON, POWER,
CASE MOUNT THROUGH-HOLE MOUNT PACKAGE,
TYPES 2N6648, 2N6649, AND 2N6650,
QUALITY LEVELS JAN, JANTX, AND JANTXV

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for PNP silicon, Darlington power transistors. Three levels of product assurance (JAN, JANTX, and JANTXV) are provided for each encapsulated device.

1.2 Package outlines. The device package outlines is a diamond base, flange mount TO-204-AA package (formerly TO-3) in accordance with figure 1 for all encapsulated device types.

1.3 Maximum ratings. Unless otherwise specified, T_A = +25 °C.

Types	P_T (1) T_A = +25°C	P_T (2) T_C = +25°C	V_{CBO}	V_{CEO}	V_{EBO}	I_B	I_C	T_J and T_{STG}	$R_{\theta JC}$
	W	W	V dc	V dc	V dc	A dc	A dc	°C	°C/W
2N6648	5.0	85	-40	-40	-5.0	-0.25	-10	-65 to +175	1.76
2N6649	5.0	85	-60	-60	-5.0	-0.25	-10	-65 to +175	1.76
2N6650	5.0	85	-80	-80	-5.0	-0.25	-10	-65 to +175	1.76

(1) Derate linearly 33.3 mW/°C above T_A > +25 °C.
(2) Derate linearly 567 mW/°C above T_C > +25 °C.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics.

	h_{FE1} (1)	h_{FE2} (1)	$V_{CE(SAT)1}$ (1)	$V_{CE(SAT)2}$ (1)	$V_{BE(ON)1}$ (1)
	V_{CE} = -3 V dc I_C = -1 A dc	V_{CE} = -3 V dc I_C = -5 A dc	I_C = -5.0 A dc I_B = -10 mA dc	I_C = -10 A dc I_B = -0.1 A dc	V_{CE} = -3.0 V dc I_C = -5.0 A dc
			V dc	V dc	V dc
Minimum	300	1,000			
Maximum		20,000	-2.0	-3.0	-2.8

	C_{obo}	$\|h_{fe}\|$	Pulse response	
	V_{CB} = 10 V dc I_E = 0 100 kHz ≤ f ≤1 MHz	V_{CE} = -5.0 V dc I_C = -1.0 A dc f = 1 MHz	t_{on}	t_{off}
	pF		µs	µs
Minimum		30		
Maximum	300	400	2.5	10.0

(1) Pulsed (see 4.5.1).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JAN", "JANTX", and "JANTXV".


1.5.2 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.2.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".

1.5.2.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are as follows: "6648", "6649" and "6650".

1.5.3 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.



Symbol	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
CD		.875		22.23	
CH	.250	.450	6.35	11.43	
HR	.495	.525	12.57	13.34	3
HR_1	.131	.188	3.33	4.78	3
HT	.050	.135	1.27	3.43	
LD	.038	.043	0.97	1.09	3, 4
LL	.312	.500	7.92	12.70	
L_1		.050		1.27	
MHD	.151	.161	3.84	4.09	5
MHS	1.177	1.197	29.90	30.40	
PS	.420	.440	10.67	11.18	6
PS_1	.205	.225	5.21	5.72	6
S_1	.655	.675	16.64	17.15	

NOTES:
1. Dimensions are in inches. Millimeters are given for general information only.
2. Terminal 1 is emitter; terminal 2 is base, collector is electrically connected to the case.
3. Two places.
4. Lead diameter shall not exceed twice dimension LD within dimension L1.
5. Mounting holes shall be deburred on the seating plane side.
6. These dimensions should be measured at points .050 inch (1.27 mm) and .055 inch (1.40 mm) below seating plane. When gauge is not used measurement will be made at the seating plane.
7. The seating plane of the header shall be flat within .001 inch (0.03 mm) concave to .004 inch (0.10 mm) convex inside a .930 inch (23.62 mm) diameter circle on the center of the header and flat within .001 inch (0.03 mm) concave to .006 inch (0.15 mm) convex overall.
8. In accordance with AMSE Y14.5M, diameters are equivalent to ∅x symbology.

FIGURE 1. Dimensions and configuration of diamond base, flange mount TO-204-AA package.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

SCHEMATIC DIAGRAM




FIGURE 1. Dimensions and configuration of diamond base, flange mount TO-204-AA package - Continued.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

$R_{\theta JC}$ Thermal resistance junction to case.

3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figure 1.

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.7 Electrical test requirements. The electrical test requirements shall be as specified in table I.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

4.3 Screening (quality levels JANTX and JANTXV only). Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurement
	Quality levels JANTX and JANTXV
(1) 3c	Thermal impedance (see 4.3.2)
7	Optional
11	I_{CEX1} and h_{FE1}
12	See 4.3.1
13	Subgroup 2 of table I herein; ΔI_{CEX1} = 100 percent of initial value or -2 µA dc, whichever is greater. Δh_{FE1} = ±25 percent of initial value.
14	Required

(1) May be performed anytime before screen 9.

4.3.1 Burn-in conditions. T_J = 162.5 °C ±12.5 °C, 2N6648 = V_{CB} = -30 V dc, 2N6649 = V_{CB} = -40 V dc, 2N6650 = V_{CB} = -60 V dc.

4.3.2 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3131 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{SW}, t_{MD} (V_C and V_H where appropriate). See table II, group E, subgroup 4 herein.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500, and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500, and table I herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIB of MIL-PRF-19500 and herein.

Subgroup	Method	Conditions
B3	1037	For solder die attach: $V_{CB} \geq$ -10 V dc, $T_A \leq$ 35 °C.
B3	1026	For eutectic die attach: $V_{CB} \geq$ -10 V dc, $T_A \leq$ 35 °C adjust P_T to achieve T_J = 150 °C minimum.
B6	1032	T_{STG} = +175 °C

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500.

Subgroup	Method	Conditions
C2	2036	Test condition A, weight = 10 pounds (4.5 kg), t = 15 s.
C5	3131	$R_{\theta JC}$ = 1.76 °C/W. See 4.3.2 herein.
C6	1037	For solder die attach: $V_{CB} \geq -10$ V dc, $T_A \leq 35$ °C.
C6	1026	For eutectic die attach: $V_{CB} \geq -10$ V dc, $T_A \leq 35$ °C adjust P_T to achieve $T_J = 150$ °C minimum.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table II herein.

4.5 Method of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limit		Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical examination	2071					
Subgroup 2						
Thermal impedance 2/	3131	See 4.3.2	$Z_{\theta JX}$			°C/W
Collector - emitter breakdown voltage 2N6648 2N6649 2N6650	3011	Bias condition D; I_C = -200 mA dc pulsed (see 4.5.1)	$V_{(BR)CEO}$	 -40 -60 -80		V dc
Collector - emitter breakdown voltage 2N6648 2N6649 2N6650	3011	Bias condition B; I_C = -200 mA dc R_{BB} = 100 Ω, pulsed (see 4.5.1)	$V_{(BR)CER}$	 -40 -60 -80		V dc
Collector - emitter cutoff current 2N6648 2N6649 2N6650	3041	Bias condition D V_{CE} = -40 V dc V_{CE} = -60 V dc V_{CE} = -80 V dc	I_{CEO}		-1	mA dc
Emitter - base cutoff current	3061	Bias condition D; V_{EB} = -5 V dc	I_{EBO}		-10	mA dc
Collector - emitter cutoff current 2N6648 2N6649 2N6650	3041	Bias condition A; V_{BE} = +1.5 V dc V_{CE} = -40 V dc V_{CE} = -60 V dc V_{CE} = -80 V dc	I_{CEX1}		-10	µA dc
Collector - base cutoff current 2N6648 2N6649 2N6650	3036	Bias condition D V_{CB} = -40 V dc V_{CB} = -60 V dc V_{CB} = -80 V dc	I_{CBO}		-1	mA dc
Base - emitter voltage (non- saturated)	3066	Test condition B; V_{CE} = -3.0 V dc, I_C = -5.0 A dc; pulsed (see 4.5.1)	$V_{BE(on)1}$		-2.8	V dc
Base - emitter voltage (non- saturated)	3066	Test condition B; V_{CE} = -3.0 V dc, I_C = -10 A dc; pulsed (see 4.5.1)	$V_{BE(on)2}$		-4.5	V dc

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 2 - Continued						
Collector - emitter saturated voltage	3071	I_C = -5.0 A dc; I_B = -10 mA dc	$V_{CE(sat)1}$		-2.0	V dc
Collector - emitter saturated voltage	3071	I_C = -10 A dc; I_B = -0.1 A dc, pulsed (see 4.5.1)	$V_{CE(sat)2}$		-3.0	V dc
Forward - current transfer ratio	3076	V_{CE} = -3.0 V dc; I_C = -1.0 A dc pulsed (see 4.5.1)	h_{FE1}	300		
Forward - current transfer ratio	3076	V_{CE} = -3.0 V dc; I_C = -5 A dc pulsed (see 4.5.1)	h_{FE2}	1,000	20,000	
Forward - current transfer ratio	3076	V_{CE} = -3.0 V dc; I_C = -10 A dc pulsed (see 4.5.1)	h_{FE3}	100		
Subgroup 3						
High temperature operation:		T_A = +150 °C				
Collector to emitter cutoff current 2N6648 2N6649 2N6650	3041	Bias condition A; V_{BE} = +1.5 V dc V_{CE} = -40 V dc V_{CE} = -60 V dc V_{CE} = -80 V dc	I_{CEX2}		-3.0	mA dc
Low temperature operation:		T_A = -65 °C				
Forward - current transfer ratio	3076	V_{CE} = -3.0 V dc I_C = -5.0 A dc pulsed (see 4.5.1)	h_{FE4}	200		
Subgroup 4						
Pulse response:	3251	Test condition A, except test circuit and pulse requirements in accordance with figure 2				
Turn-on time		V_{CE} = -30 V dc; I_C = -5.0 A dc, I_{B1} = -20 mA dc	t_{on}		2.5	µs
Turn-off time		V_{CE} = -30 V dc; I_C = -5.0 A dc, I_{B1} = -I_{B2} = 20 mA dc	t_{off}		10.0	µs
Magnitude of small-signal short-circuit forward-current transfer ratio	3306	V_{CE} = -5.0 V dc I_C = -1.0 A dc, f = 1.0 MHz	|hfe|	30	400	
Open circuit output capacitance	3236	V_{CB} = 10 V dc, I_E = 0, 100 kHZ ≤ f ≤ 1 MHz	Cobo		300	pF

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 5						
Safe operating area (continuous dc)	3051	T_C = 25 °C; t = 1 s; 1 cycle; (see figure 3)				
Test 1		V_{CE} = -8.5 V dc; I_C = -10 A dc				
Test 2		V_{CE} = -25 V dc; I_C = -3.4 A dc				
Test 3						
2N6648		V_{CE} = -40 V dc; I_C = -0.9 A dc				
2N6649		V_{CE} = -60 V dc; I_C = -0.3 A dc				
2N6650		V_{CE} = -80 V dc; I_C = -0.14 A dc				
Electrical measurements		See table I, subgroup 2				
Safe operating area (switching)	3053	Load condition C (unclamped inductive load) (see figure 4); T_C = +25°C; duty cycle ≤ 10 percent; Rs ≤ 0.1 ohms				
Test 1		tp = 1 ms; (vary to obtain I_C); R_{BB1} = 1 k ohms; $V_{BB}1$ = -10 V dc; R_{BB2} = ∞; V_{BB2} = 0; I_C = -10 A dc; V_{CC} = -30 V dc; R_L = 0.5 ohms; L = 0.25 mH at 10 A dc				
Test 2		tp = 1 ms; (vary to obtain I_C); R_{BB1} = 10 k ohms; V_{BB1} = -10 V dc; R_{BB2} = ∞; V_{BB2} = 0; IC = -0.2 A dc; V_{CC} = -30 V dc; R_L = 0.5 ohms; L = 20 mH at 0.2 A dc				
Safe operating area (switching)	3053	Load condition B (clamped inductive load) (see figure 5); T_A = +25°C; tr + tf ≤ 1.0 µs; duty cycle ≤ 10 percent; tp = 5 ms; (vary to obtain IC); Rs = 0.1 ohms; V_{CC} = -10 V dc; I_C = -10 A dc; Device fails if clamp voltage not reached				
2N6648		Clamp voltage = -40 V dc				
2N6649		Clamp voltage = -60 V dc				
2N6650		Clamp voltage = -80 V dc				
Electrical measurements		See table I, subgroup 2				

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.


Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 6 and 7 Not applicable						


1/ For sampling plan see MIL-PRF-19500.
2/ This test required for the following end-point measurements only:
Group B, subgroups 2 and 3.
Group C, subgroups 2 and 6.
Group E, subgroup 1.

TABLE II. Group E inspection (all quality levels) - for qualification or re-qualification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices, c = 0
Temperature cycling	1051	Test condition C, 500 cycles.	
Hermetic seal	1071	Fine and gross leak.	
Electrical measurements		See table I, subgroup 2 herein.	
Subgroup 2			45 devices, c = 0
DC blocking life	1048	T_A = +150 °C, V_{CB} = 80 percent of rated voltage, t = 1,000 hours.	
Electrical measurements		See table I, subgroup 2 herein.	
Subgroup 4			
Thermal impedance curves		See MIL-PRF-19500.	Sample size N/A
Subgroup 5			
Not applicable			
Subgroup 8			45 devices, c = 0
Reverse stability	1033	Condition B.	

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.





NOTES:

1. The rise time (t_r) and fall time (t_f) of the applied pulse shall be each < 20 ns; duty cycle < 2 percent; generator source impedance shall be 50 Ω; pulse width = 20 ns.
2. Output sampling oscilloscope: Z_{IN} > 100 kΩ; C_{IN} < 50 pF; rise time < 20 ns.

FIGURE 2. Pulse response test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.




FIGURE 3. Maximum safe operating area graph (continuous dc).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.





FIGURE 4. Safe operating area for switching between saturation and cutoff (unclamped inductive load).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.



PROCEDURES:
1. With switch S1 closed, set the specified test conditions.
2. Open S1. Device fails if clamp voltage not reached and maintained until the current returns to zero.
3. Perform specified end-point tests.

NOTES:
1. Either a clamping circuit or clamping diode may be used.
2. The inductor used shall provide a minimum inductance of 0.25 mH at 10 A with a maximum dc resistance of 0.1 Ω.
3. $R_S \leq 0.1\ \Omega$. 12 W, 1 percent tolerance maximum (noninductive).

FIGURE 5. Clamped inductive sweep test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.


b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).

d. The complete PIN, see 1.5 and 6.5.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil.

6.4 PIN construction example. The PINs for encapsulated devices are constructed using the following form.



Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.

6.5 List of PINs. The following is a list of possible PINs for encapsulated devices available on this specification sheet.

PINs for devices of the base quality level	PINs for devices of the "TX" quality level	PINs for devices of the "TXV" quality level
JAN2N6648	JANTX2N6648	JANTXV2N6648
JAN2N6649	JANTX2N6649	JANTXV2N6649
JAN2N6650	JANTX2N6650	JANTXV2N6650

6.6 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@.dla.mil or by facsimile (614) 693-1642 or DSN 850-6939.

6.7 Amendment notations. The margins of this specification are marked with vertical bars to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army − CR
Navy − EC
Air Force − 85
NASA − NA
DLA − CC

Review activities:
Navy − MC
Air Force − 19

Preparing activity:
DLA − CC

(Project 5961−2020−069)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:48Z
Check the source to verify that this is the current version before use.