The documentation and process conversion measures necessary to comply with this revision shall be completed by 21 October 2026.

INCH-POUND

MIL−STD−750−4A
26 March 2026
SUPERSEDING
MIL−STD−750−4
w/CHANGE 5
27 August 2024

DEPARTMENT OF DEFENSE
TEST METHOD STANDARD

DIODE ELECTRICAL TEST METHODS FOR SEMICONDUCTOR DEVICES

PART 4: TEST METHODS 4000 THROUGH 4999



AMSC N/A
DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

FOREWORD

1. This standard is approved for use by all Departments and Agencies of the Department of Defense.

2. This subpart standard establishes uniform test methods for testing the electrical characteristics of diodes, microwave diodes, rectifiers, thyristors, and tunnel diodes.

3. Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Logistics Agency, DLA Weapons Support, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed 750.TestMethods@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

SUMMARY OF REVISION A MODIFICATIONS

1. Test method 4086 was added to cover legacy requirements for testing diodes for thermal response.

2. The following modifications to MIL-STD-750-4 have been made:

Test Method	Modification
4086	New.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

CONTENTS

PARAGRAPH PAGE

FOREWORD....ii
SUMMARY OF REVISION A MODIFICATIONS....iii

1. SCOPE....1
1.1 Purpose....1
1.2 Numbering system....1
1.2.1 Classification of tests....1
1.2.2 Test method revisions....1
1.3 Methods of reference....1

2. APPLICABLE PUBLICATIONS....1
2.1 General....1
2.2 Government documents....1
2.2.1 Specifications, standards, and handbooks....1
2.3 Non-Government publications....2
2.4 Order of precedence....2

3. DEFINITIONS....2
3.1 Acronyms, symbols, and terms....2
3.2 Acronyms used in this standard....2
3.3 Symbols used in this standard....3
3.4 Terms used in this standard....3
3.4.1 NPN....3
3.4.2 PNP....3

4. GENERAL REQUIREMENTS....3
4.1 General....3
4.2 Test conditions for electrical measurements....3
4.2.1 Steady-state dc measurements (test method series 4000)....3
4.2.2 Pulse measurements (test method series 4000)....3
4.2.3 Electrical characteristics tests for microwave diodes (test method series 4100)....4
4.2.4 Test circuits....4
4.3 Non–destructive tests....4
4.4 Destructive tests....4
4.5 Laboratory suitability....4

5. DETAILED REQUIREMENTS....5

6. NOTES....5
6.1 Intended use....5
6.2 International standardization agreement....5
6.3 Subject term (key word) listing....5
6.4 Changes from previous issue.... **Error! Bookmark not defined.**

CONCLUDING MATERIAL....C-1

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

CONTENTS

FIGURE	TITLE
4001-1	Test circuit for capacitance
4011-1	Test circuits for forward voltage
4016-1	Steady state dc voltage reverse current leakage test circuit (dc method)
4016-2	Pulsed dc reverse current leakage test circuit (condition B)
4016-3	AC voltage test circuit for reverse current leakage (condition C)
4021-1	Test circuit for breakdown voltage (diodes)
4022-1	Test circuit for breakdown voltage (voltage regulators and voltage - reference diodes)
4023-1	Ideal reverse trace
4023-2	Knee area descriptions
4023-3	Conditions for acceptable soft knee areas
4023-4	Drift
4023-5	Slope
4023-6	Double break (reject criteria for sharp knee devices)
4023-7	Double trace, sharp knee
4023-8	Double trace, soft knee
4023-9	Unstable (jitter)
4023-10	Discontinuity
4023-11	Snap back - collapsing V_{BR}
4023-12	Floater
4023-13	Arcing
4026-1	Test circuit for forward recovery time and peak forward recovery voltage
4026-2	Input forward current pulse (top) and output voltage (bottom) waveforms
4031-1	Test circuit for condition A
4031-2	Response pulse waveforms for condition A
4031-3	Test circuit for condition B
4031-4	Suggested board layout for low L_1/R_4 for condition B
4031-5	Current through DUT (condition B)
4031-6	Circuit for measuring reverse recovery characteristics (condition C)
4031-7	Test current waveforms for various types of rectifier diodes under test in the circuit for measuring reverse recovery characteristics
4031-8	Test circuit for condition D
4031-9	Suggest board layout for low L_1/R_4 for test condition D
4031-10	Generalized reverse recovery waveforms for test condition D
4036-1	Test circuit for measuring Q
4041-1	Test circuit for rectification efficiency
4046-1	Test circuit for reverse current, average
4051-1	Test circuit for small-signal reverse breakdown impedance
4056-1	Test circuit for small-signal forward impedance
4061-1	Test circuit for stored charge
4064-1	Test circuit 1
4064-2	Test circuit 1 response
4064-3	Test Circuit 2
4064-4	Test Circuit 2 response
4065-1	Rectangular current pulse test setup
4065-2	Rectangular 20μs current pulse waveform
4065-3	Voltage response
4066-1	Surge pulse applied to continuous halfwave conditions (condition A1)
4066-2	Surge pulse applied to continuous dc conditions (condition A2)
4066-3	Rectangular current pulse test setup
4066-4	Rectangular current pulse waveforms

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

CONTENTS

FIGURE	TITLE
4066-5	Clamping voltage test circuit
4066-6	Standard current impulse waveshape
4066-7	ESD test circuit (human body model)
4066-8	ESD test circuit waveforms (human body model)
4076-1	Test circuit for saturation current
4081-1	Test circuit
4081-2	Axial-leaded mounting arrangement
4081-3	Case mounting arrangement (stud packages)
4081-4	Case mounting arrangement (TO-3 or TO-66)
4081-5	Surface-Mount arrangement and Temperature Sensing Location (SMD)
4081-6	Surface-Mount arrangement and Temperature Sensing Location (LCC)
4081-A1	Analysis of theta test
4081-A2	Theta vs. t_{MD}
4081-A3	Theta vs. t_{MD}
4081-A4	Theta vs. t_{MD}
4081-A5	Theta vs. t_{MD}
4086-1	Thermal impedance testing setup for diodes
4086-2	Thermal impedance testing waveforms
4086-3	Thermal impedance testing waveforms
4086-A1	Heat flow distance vs. elapsed time plot
4086-B1	Heating curves for two extreme devices (log-linear)
4086-B2	Heating curves for two extreme devices (log-log)
4086-B3	Typical ΔV_F (or $Z_{\theta JX}$) distribution with asymmetrical histogram distribution
4086-C1	Example TSP test circuit
4086-C2	Example curve of V_F versus T_J
4086-D1	Analysis of theta test
4086-D2	Theta versus t_{md}
4086-D3	Theta versus t_{md}
4086-D4	Theta versus t_{md}
4086-D5	Theta versus t_{md}
4101-1	Test setup for incremental measurement
4101-2	Open circuit for the incremental measurement
4101-3	Test setup for heterodyne measurement
4101-4	Test setup for modulation measurement
4106-1	Test circuit for detector power efficiency
4111-1	Test setup for figure of merit measurement
4116-1	AC method
4116-2	Impedance bridge method
4121-1	Direct measurement method
4121-2	Y-factor method
4126–1	Test setup for overall noise figure
4131-1	Constant voltage method
4131-2	Constant current method
4131-3	Pulsed RF method
4131-4	Continuous wave RF method
4136-1	Slotted line method
4136-2	Reflectometer method
4141-1	Test setup for repetitive pulsing
4146-1	Burnout by single pulse

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

CONTENTS

FIGURE	TITLE
4201-1	Test circuit for holding current
4206-1	Test circuit for forward blocking current (dc method)
4206-2	Test circuit for forward blocking current (ac method)
4211-1	Test circuit for reverse blocking current (dc method)
4211-2	Test circuit for reverse blocking current (ac method)
4216-1	Test circuit for pulse response
4219-1	Test circuit for reverse gate current
4221-1	Test circuit for gate-trigger voltage or gate-trigger current
4223-1	Test circuit for gate-controlled turn-on time
4223-2	Waveforms, gate-controlled turn-on time
4224-1	Circuit-commutated turn-off time waveforms
4224-2	Test circuit for circuit-commutated turn-off time
4225-1	Gate turn-off test circuit
4225-2	Typical gate turn-off circuit waveforms
4226-1	Test circuit for forward on voltage
4231-1	Test circuit for exponential rate of voltage rise
4231-2	Waveforms across the DUT
4301-1	Test circuit for junction capacitance
4306-1	Test circuit for static characteristics of tunnel diodes (dc method)
4306-2	Test circuit for static characteristics of tunnel diodes (ac method)
4306-3	Typical tunnel diode forward characteristic
4316-1	Test circuit for series inductance
4321-1	Test circuit for negative resistance, short-circuit stable method
4321-2	Test circuit for negative resistance, open-circuit stable method
4326-1	Test circuit for series resistance
4331-1	Test circuit for switching time

TABLE	TITLE
4031-I	Test condition B
4031-II	Test condition D
4086-I	Summary of test procedure steps

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

CONTENTS

TEST METHOD NO.	TITLE OF ELECTRICAL CHARACTERISTICS TESTS FOR DIODES
4000	Condition for measurement of diode static parameters
4001.1	Capacitance
4011.6	Forward voltage
4016.5	Reverse current leakage
4021.2	Breakdown voltage (diodes)
4022	Breakdown voltage (voltage regulators and voltage-reference diodes)
4023.3	Scope display
4026.5	Forward recovery time and peak forward recovery voltage
4031.5	Reverse recovery characteristics
4036.1	Quality factor (Q) for voltage variable capacitance diodes
4041.2	Rectification efficiency
4046.1	Reverse current, average
4051.3	Small-signal reverse breakdown impedance
4056.2	Small-signal forward impedance
4061.1	Stored charge
4064.1	Inductive avalanche energy test for diodes
4065	Peak reverse power test
4066.6	Surge current and impulse clamp voltage
4071.1	Temperature coefficient of breakdown voltage
4076.1	Saturation current
4081.4	Thermal resistance of diodes (forward voltage, switching method
4086	Thermal response testing of diodes

TEST METHOD NO.	TITLE OF ELECTRICAL CHARACTERISTICS TESTS FOR MICROWAVE DIODES
4101.3	Conversion loss
4102	Microwave diode capacitance
4106	Detector power efficiency
4111.1	Figure of merit (current sensitivity)
4116.1	Intermediate frequency (IF) impedance
4121.2	Output noise ratio
4126.2	Overall noise figure and noise figure of the IF amplifier
4131.1	Video resistance
4136.1	Standing wave ratio (SWR)
4141.1	Burnout by repetitive pulsing
4146.1	Burnout by single pulse
4151	Rectified microwave diode current

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

TEST METHOD NO.	TITLE OF ELECTRICAL CHARACTERISTICS TESTS FOR THYRISTORS (CONTROLLED RECTIFIERS)
4201.2	Holding current
4206.1	Forward blocking current
4211.1	Reverse blocking current
4216	Pulse response
4219	Reverse gate current
4221.1	Gate-trigger voltage
4223	Gate-controlled turn-on time
4224	Circuit-commutated turn-off time
4225	Gate-controlled turn-off time
4226.1	Forward on voltage
4231.2	Exponential rate of voltage rise

TEST METHOD NO.	TITLE OF ELECTRICAL CHARACTERISTICS TESTS FOR TUNNEL DIODES
4301	Junction capacitance
4306.1	Static characteristics of tunnel diodes
4316	Series inductance
4321.1	Negative resistance
4326	Series resistance
4331	Switching time

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

1. SCOPE

1.1 Purpose. Part 4 of this test method standard establishes uniform test methods for the basic electrical testing of semiconductor diodes to determine resistance to deleterious effects of natural elements and conditions surrounding military operations. For the purpose of this standard, the term "devices" includes such items as transistors, diodes, voltage regulators, rectifiers, tunnel diodes, and other related parts.

1.2 Numbering system. The test methods are designated by numbers assigned in accordance with the following system:

1.2.1 Classification of tests. The electrical test methods included in this part of a multipart test method standard are divided into four classes: Test methods numbered 4000 to 4081 cover electrical characteristics tests for diodes; those numbered 4101 to 4151 cover electrical characteristics tests for microwave diodes; those numbered 4201 to 4231 cover electrical characteristics tests for thyristors; and those numbered 4301 to 4331 cover electrical characteristics tests for tunnel diodes.

1.2.2 Test method revisions. Test method revisions are numbered consecutively using a period to separate the test method number and the revision number. For example, 4011.4 designates the fourth revision of test method 4011.

1.3 Method of reference. When applicable, test methods contained herein should be referenced in the individual specification, specification sheet, or procurement documents by specifying the test method number and the details specified in the summary of the applicable test method. The basic standard should be referenced and not the individual part or parts of this standard. To avoid the necessity for changing documents that refer to test methods of this standard, the revision number of a test method should not be used when referencing individual test methods. For example, use 4011 as a reference versus 4011.4.

2. APPLICABLE PUBLICATIONS

2.1 General. The documents listed in this section are specified in sections 3 and 4 and the individual test methods of this standard. This section does not include documents cited in other sections of this standard or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements documents cited in sections 3 and 4 and the individual test methods of this standard, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods For Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil.)

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

2.3 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ASME INTERNATIONAL (ASME)

ASME Y14.38 – Abbreviations and Acronyms for Use on Drawings and Related Documents.

(Copies of these documents are available online at https://www.asme.org.)

JEDEC − SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEDEC JESD94 – Application Specific Qualification Using Knowledge Based Test Methodology.
JEDEC JEP148 – Reliability Qualification of Semiconductor Devices Based on Physics of Failure Risk and Opportunity Assessment.

(Copies of these documents are available online at https://www.jedec.org.)

2.4 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein (except for related applicable specification sheet, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. DEFINITIONS

3.1 Acronyms, symbols, and terms. For the purposes of this part of the test method standard, the acronyms, symbols, and terms specified in MIL−PRF−19500, ASME Y14.38, and herein apply.

3.2 Acronyms used in this standard. Acronyms used in this part of the test method standard are defined as follows:

a. ATE – Automatic test equipment.

b. ABD – Avalanche breakdown diodes.

c. DUT – Device under test.

d. ESD – Electrostatic discharge.

e. LCC – Leadless chip carrier.

f. MELF – Metal electrode leadless face.

g. MOSFET – Metal oxide semiconductor field-effect transistor.

h. RF – Radio frequency.

i. SCR – Silicon controlled rectifier.

j. SWR – Standing wave ratio.

k. TSP – Temperature sensitive parameter.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

n. TVS – Transient voltage suppressors.

l. UHF – Ultra high frequency.

m. VTC – Voltage-temperature coefficient.

n. VSWR – Voltage standing wave ratio.

3.3 Symbols used in this standard. The symbols used in this standard are as follows:

a. Hz – Hertz.

b. µH – Microhenries.

c. ns – Nanosecond.

d. pF – Picofarad.

3.4 Terms used in this standard. The definitions of terms used in this standard are as follows:

3.4.1 NPN. The term NPN refers to one of the two types of bipolar junction transistors, consisting of a layer of P-doped semiconductor between two N-doped layers.

3.4.2 PNP. The term PNP refers to the other type of bipolar junction transistors, consisting of a layer of N-doped semiconductor between two P-doped layers.

4. GENERAL REQUIREMENTS

4.1 General. Unless otherwise specified in the individual test method, the general requirements of MIL-STD-750 shall apply.

4.2 Test conditions for electrical measurements. Unless otherwise required for a specified test method, semiconductor devices should not be subjected to any condition that will cause any maximum rating of the device to be exceeded. The precautions should include limits on maximum instantaneous currents and applied voltages. High series resistances (constant current supplies) and low capacitances are usually required. If low cutoff or reverse current devices are to be measured; for example, nanoampere units, care should be taken to ensure that parasitic circuit currents, or external leakage currents are small compared with the cutoff or reverse current of the device to be measured.

4.2.1 Steady-state dc measurements (test method series 4000). Unless otherwise specified, all steady-state dc parameters are defined using steady-state dc conditions.

4.2.2 Pulse measurements (test method series 4000). When device static or dynamic parameters are measured under pulsed conditions, in order to avoid measurement errors introduced by device heating during the measurement period, the following items should be covered in the performance specification sheet:

a. The statement "pulsed test" shall be placed by the test specified.

b. Unless otherwise specified, the pulse time (t_p) shall be ≤10 milliseconds and the duty cycle shall be a maximum of 2 percent; within this limit the pulse must be long enough to be compatible with test equipment capability and the accuracy required, and short enough to avoid heating.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4.2.3 Electrical characteristics tests for microwave diodes (test method series 4100). When device static or dynamic parameters are measured under pulsed conditions, in order to avoid measurement errors introduced by device heating during the measurement period, the following items should be covered in the performance specification sheet:

a. Measurement of conversion loss, output noise ratio, and other microwave parameters shall be conducted with the device fitted in the holder. All fixed adjustments of the holder shall be made at a laboratory designated by the Government. In the test equipment, the impedance presented to the mixer by the local oscillator (and the signal generator, if used) shall be the characteristic impedance of the transmission line between the local oscillator and mixer (the maximum VSWR, looking toward the local oscillator, shall be 1.05 at the signal and image frequencies).

b. For qualification inspection of reversible UHF and microwave devices, the radio frequency measurements, excluding the post environmental test end points and high temperature life (nonoperating) end points, shall be made, first, with the adapter on one end of the device, and then repeated with the adapter at the opposite end of the device; for the environmental and life tests, fifty percent of each sample shall be tested with the adapter on one end of the device and the remaining half of the sample shall be tested with the adapter on the opposite end of the device. End point measurements shall be made without moving the adapter. This procedure shall be repeated on at least one lot every 6 months.

c. For quality conformance inspection of reversible UHF and microwave devices, the electrical measurements, including the post environmental test end points, may be made with the adapter on either end of the device.

4.2.4 Test circuits. The test circuits shown in the test methods of this test method standard are given as examples which may be used for the measurements. They are not necessarily the only test circuits which can be used; however the manufacturer shall demonstrate to the Government that other test circuits which they may desire to use will give results within the desired accuracy of measurement. Circuits are shown for PNP transistors in one circuit configuration only. They may readily be adapted for NPN devices and for other circuit configurations.

4.3 Non–destructive tests. Unless otherwise demonstrated, the test methods listed in table I shall be classified as nondestructive.

TABLE I. Non-destructive tests.

Test method number	Test
4066	Surge current
4081	Thermal resistance of lead mounted diode (forward voltage, switching method)

NOTE: When the junction temperature exceeds the device maximum rated junction temperature for any operation or test (including electrical stress test), these tests shall be considered destructive except under transient surge or nonrepetitive fault conditions or approved accelerated screening when it may be desirable to allow the junction temperature to exceed the rated junction temperature. The feasibility shall be determined on a part by part basis and in the case where it is allowed adequate sample testing, shall be performed to provide the proper reliability safeguards.

4.4 Destructive tests. No test methods within this test method standard have been classified as destructive.

4.5 Laboratory suitability. Prior to processing any semiconductor devices intended for use in any military system or sub-system, the facility performing the test(s) shall be audited by the DLA Land and Maritime, Sourcing and Qualification Division and be granted written Laboratory Suitability status for each test method to be employed. Processing of any devices by any facility without Laboratory Suitability status for the test methods used shall render the processed devices nonconforming.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5. DETAILED REQUIREMENTS

This section is not applicable to this standard.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. The intended use of this test method standard is to establish appropriate conditions for testing semiconductor devices to give test results that simulate the actual service conditions existing in the field. This test method standard has been prepared to provide uniform test methods, controls, and procedures for determining with predictability the suitability of such devices within military, aerospace and special application equipment.

6.2 International standardization agreement. Certain provisions of this test method standard are the subject of international standardization agreement. When amendment, revision, or cancellation of this test method standard is proposed which will affect or violate the international agreement concerned, the preparing activity will take appropriate reconciliation action through international standardization channels, including departmental standardization offices, if required.

6.3 Subject term (key word) listing.

Destructive tests
Diode
Electrical characteristics tests
Laboratory suitability
Microwave diode
Non-destructive tests
Rectifier
Thyristor
Tunnel diode

6.4 Changes from previous issue. The margins of this standard are marked with vertical lines where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4000 SERIES

Electrical Characteristics Tests For Diodes

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4000

CONDITION FOR MEASUREMENT OF DIODE STATIC PARAMETERS

1. Purpose. The purpose of this test method is for measuring a temperature-sensitive static parameter under conditions such that the product of the applied voltage and current at the test point produces a power dissipation level that will cause significant heating of the junction, the measured result may be subject to errors due to thermal or transient effects. In order to avoid such errors, the measurement should be made under defined conditions.

2. Steady-state dc measurements. When making measurements under conditions of steady-state dc, a condition of thermal equilibrium may be considered to have been achieved if halving the time between the application of power and the taking of the reading causes no error in the indicated results within the required accuracy of measurement. For these purposes very long pulses or step functions may be considered as steady-state dc. When appropriate, the mounting conditions (T_L or T_C) or the thermal resistance (reference point to ambient $R_{\theta CA}$ or $R_{\theta LA}$) shall be specified.

3. Pulse measurements. When a measurement is made under pulse conditions, the point of measurement after the start of the pulse shall be chosen such that it is long enough to charge interconnecting test cable capacitance, avoid electrical transient effects, and short enough to avoid heating effects. This can be ensured if halving the minimum selected time, or doubling the maximum selected time, will not produce errors beyond the defined accuracy of the measurement. The pulse measurement may be intended to correlate to a steady-state dc measurement, provided that a correlation has been established.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4001.1

CAPACITANCE

1. Purpose. The purpose of this test method is to measure the capacitance across the semiconductor device terminals under specified dc bias and ac signal voltages.

2. Test circuit. See figure 4001-1.



NOTE: Both dc bias and ac signal sources may be incorporated in the capacitance bridge. The dc bias source should be properly isolated, preferably with an inductance L in series and have negligible capacitance compared to the DUT. The reactance of C must be negligible compared to the reactance of the DUT, at the frequency of measurement. Impedance of voltmeter should be at least 10 times that of the DUT.

FIGURE 4001-1. Test circuit for capacitance.

3. Procedure. The dc voltage source shall be adjusted to the specified bias voltage. The ac small signal voltage shall be adjusted to the specified frequency for the capacitance measurement. The bridge shall be nulled and adjusted for zero capacitance reading just prior to insertion of the DUT to eliminate error from external circuitry.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. DC bias voltage.

b. Test frequency.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4011.6

FORWARD VOLTAGE

1. Purpose. The purpose of this test method is to measure the voltage across the device when a specified current flows through the semiconductor device in the forward direction.

2. Applicability. This test method has three different conditions: A, B, and C. A summary of each condition is as follows:

Condition A uses a dc forward current to stimulate the device under test (DUT) and the resulting forward voltage is measured. The measurement is typically performed under conditions of thermal equilibrium and thermal management is usually necessary.

Condition B uses a forward current pulse of specified duration to stimulate the DUT and the resulting forward voltage is measured. In order to avoid significant heating of the junction during the test for forward voltage, the width of the current pulse used to make the measurement should not exceed 8.3 milliseconds and the repetition rate of the pulses should be low enough to impose a duty cycle of no more than 2 percent. Thermal management is generally unnecessary.

Condition C uses a curve tracer to stimulate the DUT. The forward voltage can be determined by observing the curve tracer waveform at the specified forward current.

3. Definitions, symbols, and terms. The following definitions, symbols, and terms shall apply to this test method.

3.1 Symbols. The following symbols shall apply for the purpose of this test method:

I_F	Forward current (dc).
R	Resistance (Ω).
V_F	Forward voltage (dc).
V_{FM}	Maximum (peak) forward voltage.

3.2 Forward voltage. A forward voltage across a diode is defined as positive anode-to-cathode voltage.

3.3 Maximum (peak) forward voltage. The value of maximum instantaneous forward voltage measured under specified conditions of temperature and forward current.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4. General requirements.

4.1 Apparatus. The apparatus used to determine the forward voltage shall be capable of applying the specified current to the DUT and measuring the resulting parameters. The apparatus required for this test method shall include the applicable test circuit shown on figure 4011-1 and the following as applicable to the specified test condition:

a. Accessories (cold plates, fans, fluid or gas coolants, heat sinks, thermal compounds, thermocouples, etc.) needed for thermal management. Required for condition A only. Optional for condition C.

b. Ammeter. Required for condition A only.

c. Curve tracer. The curve tracer shall be a Tektronix Type 576 or equivalent. Required for condition C only.

d. Oscilloscope or automatic test equipment (ATE). Required for conditions B and C only.

e. Pulse generator or electronic switch. Required for condition B only.


f. Resistor (R).

g. Variable voltage source.

h. Voltmeter.

4.1.1 Automatic test equipment (ATE). When used, ATE test instrumentation shall be capable of establishing the required test conditions and measuring the required electrical parameters to perform the specified forward voltage tests.

4.1.2 Electronic switch or pulse generator. When specified, the test circuit for condition B (see figure 4011-1B) shall use either an electronic switch or a pulse generator to provide pulses of short-duty cycle to minimize device heating.



4011-1A 4011-1B 4011-1C

FIGURE 4011-1. Test circuits for forward voltage.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4.2 Procedure.

4.2.1 Condition A (dc method) (see figure 4011-1A). The specified dc forward current I_F shall be applied to the DUT by varying either the variable voltage source or the resistor (R) of the test circuit. The forward current I_F shall be measured using an ammeter. The forward voltage V_F shall be measured using a dc voltmeter. The voltmeter connections shall be made at specified points on the DUT (see figure 4011-1A) and always within the current connection points. As needed, appropriate thermal management shall be used and the DUT shall be monitored so as not to exceed the specified temperature rise.

4.2.2 Condition B (pulse method) (see figure 4011-1B). The specified forward current I_F pulse shall be applied to the DUT by adjusting the pulse generator or electronic switch or by programming the automatic test equipment (ATE) to achieve the specified amplitude, frequency, and pulse width values (see 6.a.2). An oscilloscope or ATE shall be used to measure the pulse characteristics. After adjusting pulse level to the correct value for the required forward current I_F, measure forward voltage V_F.

4.2.3 Condition C (curve tracer method) (see figure 4011-1C). The DUT shall be tested by applying a positive voltage to the anode and limiting the current to within the manufacturer's ratings for forward current I_F. The forward voltage V_F shall be determined by observing the curve tracer waveform at the specified forward current I_F.

5. Measurements. The following details shall apply when taking the measurements for forward voltage V_F.

5.1 Details for conditions A and C. When dc techniques are used, device thermal equilibrium shall be achieved before the measurements are made.

5.2 Details for condition B. When pulse techniques are used, suitable peak reading methods shall be used to measure the parameters of pulse amplitude, frequency, duty cycle, and pulse width.

6. Summary. The following details should be specified in the applicable performance specification sheet or acquisition document:

a. Test condition letter.

1) For condition A,

(i) The test time shall be specified.

(ii) If thermal equilibrium is required, the case or lead temperature shall also be specified.

(iii) For thermal management considerations, the maximum temperature rise (T_C, T_{EC}, T_L, T_{SP}, as applicable) of the DUT during testing shall be specified.

2) For condition B, the pulse width.

3) For condition C, the number of curve tracer waveforms to be applied (single or multiple) to the DUT during testing shall be specified.

b. Forward test current (I_F).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4016.5

REVERSE CURRENT LEAKAGE

1. Purpose. The purpose of this test method is to measure the reverse current leakage through a device at a specified reverse voltage.

2. Test condition overview. This test method has three different conditions: an ac method and two dc methods. A summary of each condition is as follows:

Condition A (steady state dc method). The procedure for this condition uses a steady state dc reverse voltage to stimulate the device under test (DUT) and the resulting reverse current is measured. The measurement is typically performed under conditions of thermal equilibrium and thermal management is usually necessary.

Condition B (pulsed dc method). The procedure for this condition uses a dc reverse voltage pulse of the specified duration to stimulate the DUT and the resulting reverse current is measured. Thermal management is generally unnecessary for devices with low leakage currents.

Condition C (ac method). The procedure for this condition uses a curve tracer to stimulate the DUT. The reverse current can be determined by observing the curve tracer waveform at the specified reverse voltage.

3. Definitions, symbols, and terms. The following definitions, symbols, and terms shall apply to this test method.

3.1 Symbols. The following symbols shall apply for the purpose of this test method:

I_R	Reverse current (dc).
I_{RM}	Maximum (peak) reverse current (ac).
V_R	Reverse voltage (dc).
V_{RM}	Maximum (peak) reverse voltage (ac).

3.2 Reverse current.

a. The current flowing from the external circuit into the cathode terminal.

b. The current that flows from the external circuit into the cathode terminal at a specified reverse voltage V_R below the onset of breakdown.

3.3 Maximum (peak) reverse current. The value of maximum instantaneous reverse current measured under specified conditions of temperature and reverse voltage.

3.4 Reverse voltage.

a. A positive cathode-anode voltage.

b. The positive cathode-anode voltage that is specified as a test condition for reverse current (I_R).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4. General requirements.

4.1 Apparatus. The apparatus used to determine the reverse current leakage shall be capable of applying the specified reverse voltage to the DUT and measuring the resulting parameters.

4.1.1 Discrete test instrumentation. The apparatus required for this test method shall include the applicable test instrumentation and circuits shown on figures 4016-1, 4016-2 and 4016-3 and the following as applicable to the specified test condition:

a. Ammeter (A), resistor (R), variable voltage source, and voltmeter (V) as needed. Required for conditions A and B only.

b. Electronic switch or pulse generator. Required for condition B only.

c. Curve tracer. The curve tracer shall be a Tektronix Type 370, 371 or equivalent. Required for condition C only.

d. Oscilloscope or automatic test equipment (ATE). Optional for all test conditions.

4.1.2 Electronic switch or pulse generator. When specified, switch SW1 as shown in the test circuit (see figure 4016-2) shall consist of either an electronic switch or a pulse generator to provide pulses of short-duty cycle to minimize device heating.

4.1.3 ATE. ATE can be used in lieu of the discrete test instrumentation and circuit shown on figures 4016-1, 4016-2 and 4016-3. When used, the ATE shall be capable of establishing the required test conditions and measuring the required electrical parameters specified for the reverse current leakage tests.


4.2 Accessories for testing. Accessories for testing can include cold plates, fans, fluid or gas coolants, heat sinks, thermal compounds, thermocouples, etc., as needed for thermal management. Accessories may be necessary for condition A and are optional for conditions B and C.

5. Detailed requirements.

5.1 Procedure.

5.1.1 Condition A (steady state dc method) (see figure 4016-1). The specified steady state dc reverse voltage V_R shall be applied to the DUT by varying either the variable voltage source or the resistor (R) of the test circuit. The dc reverse voltage V_R shall be measured using a dc voltmeter (V). The reverse current leakage I_R shall be measured using an ammeter (A). The voltmeter connections shall be made at specified points on the DUT (see figure 4016-1) and always within the current connection points. As needed, appropriate thermal management shall be used and the DUT shall be monitored so as not to exceed the specified temperature rise.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



NOTE: To assure accurate measurement of reverse leakage current I_R, the voltage drop across the ammeter shall be subtracted from the measured value of reverse voltage. Resistor (R) shall be chosen to limit the current flow in the event the device goes into reverse breakdown.

FIGURE 4016-1. Steady state dc voltage reverse current leakage test circuit (condition A).

5.1.2 Condition B (pulsed dc method) (see figure 4016-2). The specified dc reverse voltage V_R pulse shall be applied to the DUT by adjusting the electronic switch (or when used, the pulse generator or ATE) to achieve the specified amplitude, frequency, and pulse width values (see 5.3). An oscilloscope (or ATE) shall be used to measure the pulse characteristics. After adjusting pulse parameters to the correct values for the required dc reverse voltage V_R, measure dc reverse current leakage I_R.





FIGURE 4016-2. Pulsed dc reverse current leakage test circuit (condition B).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.1.3 Condition C (ac method) (see figure 4016-3). The DUT shall be tested by applying a positive voltage to the cathode and limiting the voltage to within the manufacturer's ratings for peak reverse voltage V_{RM}. The peak reverse current leakage shall be determined by observing the curve tracer waveform at the specified peak reverse voltage V_{RM}. Current and voltage shall be measured on the curve tracer.



NOTE: The resistor (R) is a selectable value within the curve tracer.

FIGURE 4016-3. AC voltage test circuit for reverse current leakage (condition C).

5.2 Measurements. The parameter to be measured shall be the dc reverse current leakage I_R (conditions A and B) or peak reverse current I_{RM} (condition C).

5.2.1 Details for conditions A. When steady state dc techniques are used, device thermal equilibrium shall be achieved before the measurements are made.

5.2.2 Details for condition B. When pulse techniques are used, suitable peak reading methods shall be used to measure the parameters of the pulse amplitude, frequency, duty cycle, waveform and width.

5.3 DC reverse voltage pulse parameters. The dc reverse voltage pulse parameters shall be as specified (see 6.a.2). When the pulse parameters are not specified, the following guidelines should be followed: In order to avoid significant heating of the junction during the test for reverse current, the width of the reverse voltage pulse used should not exceed 8.3 milliseconds and the repetition rate of the pulses should be low enough to impose a duty cycle of no more than 2 percent.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

6. Summary. The following details should be specified in the applicable performance specification sheet or acquisition document:

a. Test condition letter.

1) For condition A: The dc reverse voltage.

2) For condition B: The peak dc reverse voltage and the specific pulse parameters (pulse width, repetition rate, and wave form shape) if the pulse differs the guidelines of 5.3.

3) For condition C: The peak reverse voltage.

b. Thermal resistance of minimum heat dissipater on which device is mounted in °C/W (where applicable).

c. Thermal equilibrium or pulse condition such as specified in test method 4000. (If pulse testing is not specified, thermal equilibrium dc test method correlation will be applicable. This may include pulse measurement intended to correlate to steady-state dc measurement as described in test method 4000.)

7. Test condition supersession. The past revisions of this test method (4016.4 and earlier) detailed only two test methods (dc method or ac method). This revision added a new test condition (condition B) to address a dc pulse method. The original test conditions and identifying names have been superseded as follows:

a. Test condition A has superseded the "dc method" of past revisions.

b. Test condition C has superseded the "ac method" of past revisions.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4021.2

BREAKDOWN VOLTAGE (DIODES)

1. Purpose. The purpose of this test method is to determine if the breakdown voltage of the semiconductor device is greater than the specified minimum limit.

2. Test circuit. The resistance R is a current-limiting resistance and is chosen to avoid excessive current flowing through the device. (See figure 4021-1).



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4021-1. Test circuit for breakdown voltage (diodes).

3. Procedure. The reverse current shall be adjusted from zero until either the minimum limit for breakdown voltage or the specified test current is reached. The device is acceptable if the specified minimum limit for BV is reached before the test current reaches the specified value. If the specified test current is reached first, the device is rejected.

4. Summary. The test current (see 3) shall be specified in the applicable performance specification sheet or acquisition document:

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4022

BREAKDOWN VOLTAGE
(VOLTAGE REGULATORS AND VOLTAGE-REFERENCE DIODES)

1. Purpose. This test method is designed to measure the breakdown voltage of voltage regulator and voltage-reference semiconductor devices under the specified conditions.

2. Test circuit. See figure 4022-1.



NOTE: The voltmeter being used to measure the terminal voltage should present an open circuit to the terminals across which the voltage is being measured.

FIGURE 4022-1. Test circuit for breakdown voltage (voltage regulators and voltage-reference diodes).

3. Procedure. The reverse current shall be adjusted from zero until the specified test current is reached. The specified test current shall remain applied for the specified time to approach thermal equilibrium with the device mounted as specified in the individual specification sheet. The breakdown voltage shall then be read from the voltmeter.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test current (see 3).

b. Time after application of test current when breakdown voltage shall be read.

c. Method of mounting.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4023.3

SCOPE DISPLAY

1. Purpose. The purpose of this test method is to define criteria for inspection of the dynamic reverse characteristics of rectifiers, switching, and Zener diodes (hereafter referred to as 'device') when viewed on a curve tracer. This inspection criteria may not be applicable to specific rectifier designs where the device is not intended to be driven into avalanche breakdown, or where the applicable specification sheet has not provided for this inspection.

2. Scope. This test applies to all devices requiring stable or sharp and stable breakdown characteristics. The breakdown characteristic traces on all figures are shown in the first quadrant. The depictions on figures 4023−3 through 4023−13 have been compiled to describe commonly observed faults.

2.1 Test conditions. The inspections shall be classified by the following breakdown characteristics:

a. Condition A − stable (only) types. The curve traces on figures 4023−4, 4023−9, 4023−11, and 4023−12 shall apply for condition A.

b. Condition B − sharp and stable types. The curve traces on figures 4023−3 through 4023−13 shall apply for condition B.

NOTE: Since low voltage Zener devices do not inherently have, and some other devices may not have a sharp breakdown, specific exceptions in requirements are also provided herein.

3. Definitions.

3.1 Symbols.

a. $I_{(BR)}$ Safe maximum operating current

b. I_Z Regulator current (for Zener devices)

x. I_{ZT} Regulator current at specified test point (for Zener devices)

c. R Series load resistance

d. $V_{(BR)}$ Device breakdown voltage

e. V_{CT} Peak open circuit supply voltage of the curve tracer)

f. V_Z Regulator voltage (for Zener devices)

3.2 Terms.

3.2.1 Ideal sharp and stable reverse trace (see figure 4023−1). The ideal sharp and stable reverse trace is one which exhibits a single horizontal line up to the point of breakdown, then transitions vertically at the knee to form a 90 degree angle while maintaining the single line.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.2.2 Knee area. The knee area is the area in which the trace transitions from the horizontal to the vertical, see figure 4023-1.

3.2.2.1 Sharp knee. Also known as a 'hard knee'. For a trace of a sharp knee, see figure 4023-2.

3.2.2.2 Soft knee. For a trace of a soft knee, see figures 4023-2 and 4023-3.

3.2.3 Drift. For a trace of the drift condition, see figure 4023-4.

3.3 Equations. The $V_{(BR)}$ (or V_Z) utilized in the following equations should be the minimum expected so as to always maximize the R value selected.

3.3.1 Equation 4023-1. The safe maximum operating current (device breakdown current) may be determined by:

$I_{(BR)} = (V_{CT} - V_{(BR)}) / R$ or for Zener devices: $I_Z = (V_{CT} - V_Z) / R$

3.3.2 Equation 4023-2. The open circuit voltage may be determined by:

$V_{CT} = (I_{(BR)} * R) + V_{(BR)}$ or for Zener devices: $V_{CT} = (I_Z * R) + V_Z$

3.3.3 Equation 4023-3. The resistance R may be determined by:

$R = (V_{CT} - V_{(BR)}) / I_{BR}$ or for Zener devices: $R = (V_{CT} - V_Z) / I_Z$

4. General requirements.

4.1 Apparatus. The apparatus used to determine the reverse current leakage shall be capable of applying the specified reverse voltage to the DUT and measuring the resulting parameters.

4.1.1 ATE. When used, ATE test instrumentation shall be capable of establishing the required testing conditions for measuring and recording the required electrical parameters to verify the acceptance criteria.

4.1.2 Curve tracer. When used, the curve tracer shall be a Tektronix type 370, 371 or equivalent.

4.1.3 Series load resistor. A series load resistor shall be used to limit the device reverse current and prevent device damage.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5. Detailed requirements.

5.1 Procedures.

5.1.1 Inspections using a curve tracer. When using a curve tracer to perform the inspection, the following details shall apply:

a. The curve tracer presentation shall be configured so that the horizontal axis shall be calibrated in volts per division and the vertical axis shall be calibrated in amperes per division (or fractions thereof). The horizontal and vertical axis of the curve tracer presentation will be graduated into eight or ten divisions, each representing a pre-calibrated increment of current or voltage.

b. A series load resistor shall be used to limit the device reverse current and prevent device damage. This typical resistance should be approximately one quarter or more of the device resistance at the breakdown specification, when the curve tracer set-up permits.

Example: A device to be observed at $I_{(BR)}$ of 100 µA which is specified to be 400 volts minimum, would have a series load resistance (R) chosen according to the following:

$R \geq 0.25\ (400 / 0.0001)$, therefore: $R \geq 1\ M\Omega$

The curve tracer V_{CT} may also require limitation, particularly if the series load resistance described cannot be achieved. See figure 4023-1 and 5.1.1.e for typical load line relationships to assure safe reverse current monitoring.

Unless otherwise specified, the breakdown current shall be the current used for the breakdown voltage test.

c. The trace should occur in the first and third quadrant of the display and be slowly adjusted from zero volts to attain the specified current with the maximum amount of resolution for determination of trace characteristics.

d. The DUT shall be held under breakdown conditions for at least two second to ensure freedom from intermittent instability for breakdown drift.

e. The vertical and horizontal sensitivity shall be adjusted on the curve tracer to provide a rendition of the complete trace to the specified current. Horizontal and vertical sensitivity shall be adjusted to provide a trace occupying no less than 50 percent of the available screen.

f. The curve tracer voltage shall not be simply set at a predetermined value and snapped on instantaneously. This may be done only if the device to be tested is known to have a sufficiently narrow $V_{(BR)}$ range with a predetermined series load resistance (load line) setting (see 5.1.1.b) and described below, to assure that the device will not be overpowered. This is typically the case for zener diodes prescreened on V_Z (or $V_{(BR)}$). The V_{CT} may then be adjusted such that the V_{CT} setting can provide no more current ($I_{(BR)}$ or I_Z) than that required for avalanche breakdown, taking into account the series load resistance R on figure 4023-1. Unless otherwise specified, these relationships may be calculated by using equations 4023-1, 4023-2 and 4023-3.

5.1.2 Inspections using ATE. The implementation of ATE in lieu of human evaluation shall be contingent on approval by the qualifying activity before it is used in acceptance of compliant devices. The test facility shall establish by correlation that the output of the ATE method is equal-to or better-than the results capable by using the default discrete equipment-human evaluation method of 5.1.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.2 Acceptance criteria. Allowance for deviation from the desired characteristics described in this method or applicable specification sheet shall be granted by the qualifying activity. If a particular rejectable trace described herein is expected in a manufacturer's normal process, it shall be identified and explained during device conformance/qualification inspection. Devices exhibiting the exceptional trace characteristic shall be present in the conformance/qualification lot to establish reliability. The criteria for acceptance or rejection of devices shall be as follows:

a. Any device that is stable and conforms to the applicable illustrated scope conditions shall be accepted.

b. Deviations from the ideal scope condition, which are not specifically allowed in this method or applicable specification sheet shall be cause for rejection of the DUT. Tolerances from acceptable devices have been assigned when applicable.

c. Any device that exceeds the conditions in the applicable illustrated scope conditions shall be rejected.

d. Any device that is acceptable but is continuing to move, drift or otherwise change shall be observed for another 2 seconds. This cycle of 2 second intervals will continue until the device stabilizes and is either acceptable by maintaining compliance with the acceptance criteria or shall be rejected by exceeding the acceptance criteria.

e. Any device that is still drifting after a total of 10 seconds shall be rejected as being chronically unstable.


6. Summary. The following shall be specified in the applicable performance specification sheet or acquisition document:

a. Test condition to be used (A or B see 2.1).

b. The requirements for drift for devices that operate over 1,500 volts (see figure 4023-4).

c. The requirements for slope for devices that do not comply with the requirements herein (see figure 4023-5).


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




NOTES:
1. This ideal reverse trace exhibits none of the undesirable characteristics described on figures 4023-4 through 4023-13.
2. Also, illustrated are the basic curve tracer adjustments and relation for a safe maximum operating current ($I_{(BR)}$) with the series load resistor (R) versus peak open circuit voltage (V_{CT}) and device breakdown voltage ($V_{(BR)}$).

FIGURE 4023-1. Ideal reverse trace.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




Sharp knee




Soft knee

FIGURE 4023-2. Knee area descriptions.



Knee area ≤10 percent of the total horizontal voltage component




Knee area ≤20 percent of the specified I_{BR}

NOTES:
1. Unless otherwise specified, this acceptable knee area should not require more than 10 percent of the total horizontal voltage component being viewed, or more than 20 percent of the specified $I_{(BR)}$.
2. Not applicable to signal diodes, fast, ultrafast, and Schottky rectifiers or low voltage Zener devices ≤ 10 volts.


FIGURE 4023-3. Conditions for acceptable soft knee areas.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



NOTES:
1. The vertical component of the trace should remain stable in the horizontal axis.
2. An undesirable drift is defined as greater than a 10 percent increase or 2 percent decrease in actual breakdown voltage up to 1,500 volts.
3. If over 1,500 volts, the allowable drift should be separately specified.


FIGURE 4023-4. Drift.



NOTES:
1. The slope shall be less than 10 percent of V_{BR} when viewed between 20 percent to 100 percent of the specified $I_{(BR)}$ or I_Z.
2. Low voltage Zener devices below 5.5 volts are in exception to this requirement also, or other devices, as may be specified.

FIGURE 4023-5. Slope.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



NOTES:
1. The double break is the area in which the trace transitions from the horizontal to the vertical.
2. Unless otherwise specified, this area should not occupy more than 10 percent of the total horizontal voltage component being viewed, or more than 20 percent of the specified $I_{(BR)}$ or I_{ZT}.
3. This requirement is not applicable to ultrafast or Schottky rectifiers, and low voltage Zener devices ≤ 10 volts.


FIGURE 4023-6. Double break (reject criteria for sharp knee devices).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



For standard rectifiers and Zener devices, the region at the knee may display a secondary trace no more than 5 percent of the total voltage of the DUT (see detail).


FIGURE 4023-7. Double trace, sharp knee.



For soft knee diodes including signal diodes, low voltage Zener devices, and altered junction fast, superfast and ultrafast rectifiers, the region at the knee may display a secondary trace no more than 10 percent of the total voltage of the DUT (see detail).


FIGURE 4023-8. Double trace, soft knee.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



Any jittery movement of the trace in any direction, not caused by power line voltage fluctuations, shall not be acceptable.


FIGURE 4023-9. Unstable (jitter).



The vertical component shall not depart from a single vertical line, except for allowable double trace as shown on figures 4023-7 and 4023-8.


FIGURE 4023-10. Discontinuity.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



The vertical component shall not decrease its value abruptly by 2 percent or more of $V_{(BR)}$.


FIGURE 4023-11. Snap back - collapsing $V_{(BR)}$.



Leakage current (vertical) shall not degrade from an initial value.

FIGURE 4023-12. Floater.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



NOTES:
1. Instability (arcing) appearing at or near the specified $I_{(BR)}$ region on the vertical trace (such as may be coincident with visible sparking activity within the device die region) shall not be acceptable.
2. Noise at or near the knee is permissible, such as typically observed on avalanche-Zener devices.

FIGURE 4023-13. Arcing.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4026.5

FORWARD RECOVERY TIME AND PEAK FORWARD RECOVERY VOLTAGE

1. Purpose. The purpose of this test method is to measure the forward recovery time and peak forward recovery voltage of the semiconductor device undergoing testing.

2. Applicability. A device under test (DUT) reveals an excessive transient forward voltage when it is switched rapidly into the forward conductance region. The amplitude and time duration of this voltage peak can be measured by observing the voltage waveform across the DUT when a forward current pulse of the specified amplitude, rise time, and pulse width, are applied to the DUT.

3. Definitions, symbols, and terms. The following definitions, symbols, and terms shall apply to this test method.

3.1 Symbols. The following symbols shall apply to this test method:

I_F	Forward current (dc).
R_F	Forward resistance (Ω). For this test method, the value of $R_F = V_F / I_F$ at the specified I_F.
t_{fr}	Forward recovery time (s).
t_p	Pulse time (s).
t_r	Rise time (s).
V_F	Forward voltage (see 4.2.3).
v_{FR}	Forward recovery voltage (instantaneous total value).
V_{FRM}	Peak forward recovery voltage (dc).

3.2 Forward recovery time. The forward recovery time is the time interval between the instant when the forward current rises from a specified value, usually 10 percent of I_F, and the time when the forward voltage falls below a specified v_{FR}..

3.3 Peak forward recovery voltage. The peak forward recovery voltage is the maximum instantaneous value across the DUT resulting from the application of a specified forward current pulse. Peak forward recovery voltage is sometimes identified as $V_{F(PK)}$, $V_{FM(DYN)}$, V_{FM}, and V_{peak}. V_{FRM} is the preferred symbol.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4. General requirements.

4.1 Apparatus. The apparatus used to determine the forward recovery time and peak forward recovery voltage shall be capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet. The apparatus required for this test shall include the following, as applicable.

a. The test circuit shown on figure 4026-1. The test circuit should be configured to minimize lead length where lead inductance might cause ringing in the test circuit.

b. Pulse generator. The pulse generator shall be capable of generating the specified forward current pulse.

c. Response detector (oscilloscope). The input impedance of the response detector shall be $Z \geq 100 R_F$.

d. Resistor R_P: The value of resistor R_P shall be chosen to optimize the impedance match between pulse generator and test circuit, thereby minimizing the ringing in the test circuit.

e. Source resistance R_S. The value of resistor $R_S \geq 20 R_F$.




FIGURE 4026-1. Test circuit for forward recovery time and peak forward recovery voltage.

4.2 Procedure. The DUT shall be subjected to the specified forward current pulse. The pulse generator shall be adjusted to achieve the specified amplitude, pulse time, and rise time. The resulting forward current pulse through the DUT (see current waveform on figure 4026-2) and voltage waveform across the DUT (see voltage waveform on figure 4026-2) shall be graphically monitored with amplitude displayed versus time. The desired forward recovery time and peak forward recovery voltage characteristics shall be obtained from the response detector.

4.2.1 Current pulse characteristics for peak forward recovery voltage. The peak forward recovery voltage of the DUT shall be determined using the following forward current pulse characteristics:

a. Forward current I_F amplitude shall be as specified (see 6.a).

b. Rise time t_r shall be 10 ns or as specified (see 6.b).

c. Pulse time t_p shall be greater than or equal to 10 times the specified forward recovery time t_{fr}.

d. Pulse frequency shall be such that a reduction in frequency shall result in no change in forward recovery characteristics.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4026-2. Input forward current pulse and output voltage waveforms.

4.2.2 Determination of v_{FR} for forward recovery time. When v_{FR} is specified (see 6.c), the forward recovery time of the DUT shall terminate when the voltage drop reaches the v_{FR} voltage (see figure 4026-2). When v_{FR} is not specified, the forward recovery time of the DUT shall terminate as follows:

a. If V_{FRM} exceeds 10 volts, then v_{FR} shall be 3 times V_F.

b. If V_{FRM} is greater than or equal to 1.3 volts and less than 10 volts, then v_{FR} shall be 1.1 times V_F.

c. If V_{FRM} is less than 1.3 volts, then v_{FR} shall be equal to 0.5 (V_{FRM} − V_F) + V_F.

4.2.3 Determination of V_F for t_{fr} measurement. Unless otherwise specified, V_F shall be measured at 3 times the t_{fr} specified by the performance specification sheet.

5. Measurements. The following measurement shall be made:

a. The forward recovery time (t_{fr}). The following details shall apply:

1. The forward recovery time shall be measured as the time interval from 0.1 I_F (see current waveform on figure 4026-2) to the time that the forward voltage recovers to a specified v_{FR} (see voltage waveform on figure 4026-2 and 6.c).

2. For DUTs where V_{FRM} is less than v_{FR}, the t_{fr} shall be measured at V_{FRM}.

b. The peak forward recovery voltage (V_{FRM}).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.1 Example of measuring t_{fr}. For an example DUT, the t_{fr} is specified to be 15 ns maximum by the performance specification sheet. The test operator measures the V_F at 45 ns, 3 times 15 ns as specified in 4.2.3. It has also been determined that V_{FRM} at 45 ns is greater than or equal to 1.3 volts and less than 10 volts. Using the determination factor of 4.2.2.b, the test operator would then multiply the measured value of V_F by 1.1 (110 percent) to arrive at the value of v_{FR}. The test operator then would turn the second cursor on the response detector back to the calculated value of v_{FR} value to measure the actual t_{fr} of the DUT.

6. Summary. The following conditions should be specified in the applicable performance specification sheet or acquisition document:

a. Amplitude of the forward current pulse (I_F) (see 4.2.1.a).

b. Rise time (t_r) of the forward current pulse, if other than 10 nanoseconds (see 4.2.1.b).

c. Forward recovery voltage (v_{FR}) chosen to terminate the forward recovery time measurement (see 4.2.2).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4031.5

REVERSE RECOVERY CHARACTERISTICS

1. Purpose. The purpose of this test method is to measure the reverse recovery time and other specified recovery characteristics related to signal, switching, and rectifier diodes by observing the reverse transient current versus time when switching from a specified forward current to a reverse biased state in a specified manner.

2. General guide for selecting appropriate condition. Four conditions are given to include recommended practice for the range of diodes considered. A general guide for selecting the appropriate condition letter is:

a. Signal diodes with reverse recovery time less than 6 ns.

b. Low to medium current rectifiers with maximum specified recovery times of 25 to 3,000 ns.

c. High current rectifiers with maximum specified recovery times of 350 ns or greater.

d. Ultra-fast rectifiers, particularly on new specification sheets.

Further, detailed guidance is given under each condition below.

3. Test condition A. This condition is particularly relevant to low current, signal diodes faster than 6 ns and tested at 10 mA. However, it is practicable for measurements up to 20 ns and 100 mA.

3.1 Circuit notes for condition A.

a. Rise time of the reverse voltage pulse across a noninductive calibration resistor in place of the DUT shall be less than 20 percent of the recovery time of the DUT, for greatest accuracy.

b. Oscilloscope rise time shall be less than 20 percent of device recovery time, for greatest accuracy.

c. Proper coaxial networks and terminations shall be employed to ensure against error-producing pulse reflections.


d. $R > 10\ R_L$.

e. Unless otherwise specified, $R_L = Z_{PG} + Z_{SCOPE} = 100\ \Omega$.

f. $C > 10\ PW \div R_L$.

g. PW > 2 x maximum specified t_{rr} (see figure 4031-1.)

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



NOTE: The test circuit shall comply with the test conditions.
PW = Pulse width of reverse voltage pulse (see figure 4031-2).
R_L = Load resistance.
C = Coupling capacitance.

FIGURE 4031-1. Test circuit for condition A.

3.2 Procedure for condition A. The specified forward current shall be adjusted by resistor R and the + supply. Voltage E, developed across the 50 ohm oscilloscope input impedance shall be measured. Specified forward current shall be calculated by the expression $I_F = E / 50$. The time duration of I_F shall be at least 10 times the device recovery time. The oscilloscope trace deflection above zero reference shall be adjusted by the oscilloscope vertical sensitivity to produce an amplitude of 2 cm minimum vertical deflection. Adjustment of the reverse transient current (I_{RM}) shall be made by varying the pulse generator output, observing the voltage E across the 50 ohm oscilloscope input impedance, and calculating I_{RM} by the expression $I = E / 50$. When reverse bias voltage V_R is specified, and I_{RM} is not, the DUT shall be replaced with a shorting bar and I_{RM} shall be calculated by the expression $V_R / 50$ (see figure 4031-2.)

3.3 Summary for condition A.

a. The following conditions shall be specified in the applicable specification sheet.

(1) Forward current, I_F.

(2) Reverse current I_{RM} (preferred), or reverse voltage (optional alternative).

(3) Load resistance, if other than 100 Ω (this is the sum of Z_{PG} and Z_{SCOPE}).

(4) Ambient temperature in °C.

(5) Generator impedance, if other than 50 Ω.

(6) Recovery current measuring point, $i_{R(REC)}$, if different from 10 percent of I_{RM}.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

b. The following measurement shall be made:

(1) t_{rr} (see figure 4031-2).




FIGURE 4031-2. Response pulse waveforms for condition A.

4. Test condition B. (See suggested conditions in table 4031-I (e.g., B1, B2) and figures 4031-3 and 4031-4 for test circuit and board layout.) This condition is particularly relevant to medium current (axial and similar) types of standard and fast rectifiers with maximum specified recovery times between 25 and 3,000 ns when measured at peak forward currents greater than 100 mA and less than or equal to 1.0 ampere. It is readily adapted to lower test currents. This test is also appropriate for devices with recovery times less than 25 ns that are measured at peak forward currents of 1A or less; below 25 ns, or at higher current, particular care shall be used to achieve low loop inductance and low circuit rise times to achieve acceptable repeatability.

This condition differs from condition D in that the reverse current (I_{RM}) is limited by the test circuit, not by the DUT.

The test circuit on figure 4031-3 and the method of achieving low inductance for resistor R4 on figure 4031-4 are intended only as a guide to generate the suggested pulse test conditions in table 4031-I.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

TABLE 4031-I. Test condition B.

Designation (condition)		B1	B2	B3	B4	B5
Test current, (amperes) (see figure 4031–5)	I_F	0.5	0.5	1.0	1.0	0.01
	I_{RM}	1.0	0.5	1.0	1.0	0.01
	$i_{R(REC)}$	0.25	0.1	0.5	0.1	0.005
Circuit resistor 1/ (ohms)	R_F	33	33	50	50	1,200
	R_R	9	9	15	15	200
	R_4	1.00	1.00	1.00	1.00	10.0


1/ Preferred nominal resistance values are shown; modification of R_F and R_R may be needed to achieve the rise time of 4.1.a and the I_{RM} specified.

4.1 Circuit notes for condition B. The timing and test circuit on figure 4031-3 is only a guide for the pulse method shown to switch the DUT. Equivalent circuits or equivalent commercial equipment may be used with approval of the qualifying activity. Duty factor shall be 5 percent maximum to minimize heating effects.

a. The rise time of the reverse voltage pulse across a noninductive calibration resistor in place of DUT shall be less than 20 percent of the recovery time of the DUT.

b. The oscilloscope rise time shall be less than 50 percent of the pulse generator rise time.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




V_3 and R_F control forward current I_F
V_4 and R_R control reverse current I_{RM}
$t_{rr(max)}$ is the longest to be measured.
$t_{rr(min)}$ is the shortest expected.

$t_1 > 5\ t_{rr(max)}$.
$t_2 > t_{rr}$.
$t_3 > 0$.
$L_1/R_4 < t_{rr(min)} / 10$.
(L_1 is the self inductance of R_4)

FIGURE 4031-3. Test circuit for condition B.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



NOTES:

1/ Resistor assembly R_4 may consist of 10 resistors (1 Ω, .25 W metal film), 5 on top and 5 on the bottom foils. The center of resistor bodies are not shown, and leads are shown dotted so that conducting foils may be more clearly shown. Bottom resistor current flow L to R (⟶) is opposite to top current flow R to L (⟵), providing magnetic field cancellation. Sense lead to the center conductor of the probe jack exits at right angle to resistor axes and is located between the top and bottom resistor layers.

2/ Cross hatched circular areas show the connections between those top and bottom foil regions indicated by arrows.

3/ To ground of circuit and probe.

4/ To center conductor of miniature probe jack.

5/ To cathode of DUT.

NOTE: Parasitic inductance in the test fixture or in the sampling resistor R_4 of the test circuit on figure 4031-3 can distort or shorten the reverse recovery time giving misleading results of the DUT. To minimize parasitic inductance, the figure above (4031-4) provides a suggested configuration for R_4.

FIGURE 4031-4. Suggested board layout for low L_1/R_4 for condition B.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4.2 Procedure for test condition B. Specified forward current (I_F) shall be adjusted by varying positive voltage, V_3. Reverse current (I_{RM}) shall be controlled by varying the negative voltage, V_4 (see figure 4031–5). With the DUT in place the circuit shall be capable of higher than specified I_{RM}; the circuit, and not the diode, must limit I_{RM}.




FIGURE 4031−5. Current through DUT (condition B).

4.3 Summary for test condition B.

a. The following conditions shall be specified in the applicable specification sheet.

(1) Test condition (e.g., B1, B2) (see 3.) If not in table 4031−I, specify c, d, and e.

(2) Ambient temperature, if other than +25°C.

(3) Forward current, I_F.

(4) Reverse current, I_{RM}.

(5) Load resistances R_F and R_R.

(6) Recovery measuring point, $i_{R(REC)}$.


NOTE: Specify c through f, only if not a condition designation in table 4031−I.

b. The following measurement shall be made:

(1) t_{rr} (see figure 4031−5).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5. Test condition C. This test is intended for high current rectifiers with reverse recovery times equal to or greater than 350 ns and tested with peak forward currents equal to or greater than 10 amperes. See figure 4031−6.



NOTE: R_S and C_S are snubber components, when their use is specified

FIGURE 4031−6. Circuit for measuring reverse recovery characteristics (condition C).

5.1 Circuit notes for test condition C

a. The circuit is designed to simulate the commutation duty encountered in power rectifier diode circuits while also keeping average power dissipation low to minimize the need for thermal management.

b. The resistance of the C, L, and DUT loop (R_2 and parasitics) is small, e.g., $2\pi * SQRT [L / C]$ much greater than R so the test current will essentially be sinusoidal, possessing a width of $\pi * SQRT [LC]$ a di/dt of V / L and a peak value of $V / SQRT [L / C]$. The peak voltage across the capacitor shall be as small as practicable to achieve the desired test conditions. The effects of reverse voltage magnitude on the test device recovery characteristics are neglected.

c. The minimum forward current pulse time (t_p) shall be at least five times the recovery time (t_{rr}) of the DUT so that the di/dt will be linear and of the same value before and after current reversal.

d. The oscilloscope rise time shall be less than 20 percent of t_a or t_b (see figure 4031−7), whichever is less.

e. The inductance of the current viewing resistor shall be extremely low, e.g., 0.01 micro Henry. Abrupt recovery rectifiers (figure 4031−7) can cause current oscillations which may be reduced by using a lower inductance current viewing resistor and by properly terminating the oscilloscope cable. A current transformer 1/ with suitable rise time may be substituted for the current viewing resistor 1/. Rectifier diode RD2 provides a very low inductance path around SCR1 if the reverse recovery time of SCR1 is shorter than that of the DUT. An external SCR triggering source may be required to achieve stable triggering.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

f. A slight oscillation may appear on the waveform following device recovery. This may be reduced by lowering the current viewing resistor's inductance, or properly terminating the viewing cable. The oscillation, however, does not affect the test results.

g. D_2 and its circuit branch should provide a very low inductance path around the SCR if the reverse recovery time of the SCR is shorter than that of the DUT.

h. R_3 shall be sufficiently large such that the SCR triggers only after the capacitor, C, has had ample time to charge to its desired value. If stable triggering or ample charging is a problem, a momentary pushbutton switch may be inserted in line with R_3 to provide triggering. A pulse transformer technique is also acceptable in the triggering circuit.

NOTE: Pearson Electronics, Inc. or equivalent types.

5.2 Procedure for test condition C. C, L, and V are adjusted to obtain the specified test current di/dt and magnitude, I_{FM}. The recovery time for rectifier diodes is defined as $t_{rr} = t_a + t_b$ (see figure 4031-7), t_a is measured from the instant of current reversal to the instant that current reaches its peak reverse value $I_{RM(REC)}$ and t_b is measured from $I_{RM(REC)}$ to the instant the straight line connecting $I_{RM(REC)}$ and 0.25 $I_{RM(REC)}$ intercepts the zero current axis. The recovery time for devices with abrupt recovery characteristics is defined in the same manner except t_b is measured from $I_{RM(REC)}$ to the instant the test current waveform intercepts the zero current axis, if applicable.

5.3 Summary for test condition C.

a. The following conditions shall be specified in the applicable specification sheet:

(1) Case temperature in °C.

(2) Test repetition rate, in Hz.

(3) Peak forward current, I_{FM}, in amperes.

(4) Rate of decrease of forward current, di/dt, in A/µs.

(5) Minimum test current pulse width, tp, in microseconds. (Duty cycle shall be ≤ one percent to minimize heating effects).

b. The following characteristics shall be specified for measurement in the applicable specification sheet as required:

(1) Reverse recovery time (defined as $t_{rr} = t_a + t_b$), t_a, t_b.

(2) Reverse recovery current, $I_{RM(REC)}$, in amperes.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4031-7. Test current waveforms for various types of rectifier diodes under test in the circuit for measuring reverse recovery characteristics.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

6. Test condition D. (See suggested conditions in table 4031−II, e.g., D1, D2, D3) This condition is intended for ultra-fast medium current rectifiers (axial and case mount, or equivalent styles) measured at $I_F \geq 1A$ and with reverse recovery time ≤ 100 ns. With good engineering practice, condition D can adequately measure t_{rr} down to about 10 ns; it can also utilize I_f up to at least 10 A.

TABLE 4031−II. Test condition D.

Device ratings		Designation (condition)	Values for testing	
I_O or I_F (AV) (A)	t_{rr} (ns)		I_F (A)	di/dt (μ/s)
1 to 4	> 65 to 100	D1	2	100
to 20	> 65 to 100	D2	6	100
over 20	> 65 to 100	D3	10	100
1 to 4	≤ 65	D4	2	200
to 20	≤ 65	D5	6	200
over 20 1/	≤ 65	D6	10	200

1/ For devices with substantially higher rated current, it is desirable to use test conditions for I_F close to rated current, and higher values of di/dt.

6.1 Test circuit for condition D. Refer to figures 4031−8 and 4031−9 for timing and circuit details. Equivalent circuits or approved commercial equipment may be used. The forward current generator consisting of Q_1, Q_2, R_1, and R_2 may be replaced with any functionally equivalent circuit. Likewise, the current-ramp generator consisting of Q_3, Q_4, R_3, and C_1. The duty factor shall be ≤ 5 percent to minimize heating effects.

a. This method presumes that good engineering practice will be employed in the construction of the test circuit, e.g., short leads, good ground plane, minimum inductance of the measuring loop, and minimum self-inductance (L_1) of the current sampling resistor (R_4). Also, appropriate high speed generators and instruments shall be used.

b. The measuring-loop inductance (L_{LOOP}, see figure 4031−8) represents the net effect of all inductive elements, whether lumped or distributed, e.g., bonding wires, test fixture, circuit board foil, or inductance of energy storage capacitors. The value of L_{LOOP} should be 100 nH or less. The reason for controlling this circuit parameter is that it, combined with diode characteristics including C_T, determines the value of t_b.

c. The turn-off reverse-voltage overshoot shall not be allowed to exceed the device rated breakdown voltage. Ringing and overshoot may become a problem with $R_{LOOP} < 2\pi * SQRT [L/C]$ where $L = L_{LOOP}$. That is another reason for minimizing L_{LOOP}.


d. Regarding breakdown voltage, $-V_4$ should be kept as low as practicable, especially when test low voltage devices. A value of approximately 30 volts is recommended.

e. The time constant of the self-inductance of the current-sample resistor R_4 (see figure 4031−9) shall be kept low relative to t_a because the observed values of t_a and $I_{RM(REC}$ increase with increasing self-inductance. Since the value of R_4 is not specified, the recommended maximum inductance is expressed as a time constant (L_1/R_4) with a maximum value of t_a (minimum)/10, where t_a (minimum) is the lowest t_a value expected. This ratio was chosen as a practical compromise and would yield an observed t_a, which is 10 percent high ($\Delta t_a = L_1/R_4$). The $I_{RM(REC)}$ error is a function of the L_1/R_4 time constant and di/dt. For a di/dt of 100 A/μs the observed I_{RM} would also be 10 percent high. $\Delta I_{RM} = L_1/R_4$ di/dt.

f. The di/dt of 100 A/μs was chosen so as to provide reasonably high signal levels and still not introduce the large I_{RM} errors caused by higher di/dt. Higher values of di/dt, without large errors, can be achieved with lower L_1/R_4.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

6.2 Procedure for test condition D. Adjust V_1 for the specified forward current, I_F. Adjust $-V_2$ for the specified di/dt (see figures 4031-8 through 4031-10).




V_1 amplitude controls forward current (I_F).
V_2 amplitude controls di/dt.
$t_{a(max)}$ is the longest t_a to be measured.
$t_{a(min)}$ is the shortest t_a to be measured.

$t_1 > 5\ t_{a(max)}$.
$t_2 > t_{rr}$.
$t_3 > 0$.
$L_1/R_4 < t_{a(min)}\ /10$.
L_1 is the self inductance of R_4.

FIGURE 4031-8. Test circuit for condition D.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



NOTES:

1. Resistor assembly R_r is made from 10 resistors (1 Ω, .25 W metal film), 5 on top and 5 on the bottom foils. The center of resistor bodies are not shown, and leads are shown dotted so that conducting foils may be more clearly shown. Bottom resistor current flow L or R (⟶) is opposite to top resistor current flow R to L (⟵), providing magnetic field cancellation. Sense lead to the center conductor of the probe jack exits at right angle to resistor axes and is located between the top and bottom resistor layers.
2. Crosses hatched circular areas show the connections between those top and bottom foil regions indicated by arrows.
3. To ground of circuit and probe.
4. To center conductor of miniature probe jack.
5. To cathode of DUT.

FIGURE 4031-9. Suggest board layout for low L_1/R_4 for test condition D.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

6.3 Summary for test condition D.

a. The following conditions shall be specified in the applicable specification sheet:

(1) Designation (condition, see table 4031−II). If another is desired, 4 and 5 herein shall be specified. If another is desired, d and e shall be specified.

(2) $-V_4$, reverse ramp power supply voltage.

(3) T_C, case temperature, if other than +25°C.

(4) I_F, .25 (minimum) of the continuous rated current is the suggested alternative (see table 4031−II).

(5) di/dt, 100 A/μs is the suggested alternative (see table 4031−II).

b. The following characteristics shall be specified for measurement:

(1) Reverse recovery time, t_{rr} (see figure 4031−10).

(2) $I_{RM(REC)}$ (see figure 4031−10).

NOTE: An additional measurement, t_a may be made if desired to compute $t_b = t_{rr} - t_a$, and the recovery softness factor, RSF = t_b / t_a.




FIGURE 4031−10. Generalized reverse recovery waveforms for test condition D.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4036.1

QUALITY FACTOR (Q) FOR VOLTAGE VARIABLE CAPACITANCE DIODES

1. Purpose. The purpose of this test method is to measure the quality factor (Q) of the device. By definition, Q expresses the ratio of reactance to effective resistance of the device, under RF signal conditions and specified dc bias conditions.

2. Test circuit. See figure 4036-1.



NOTE: The impedance of C1, C2, and L1, L2 shall be small and large, respectively, compared to the DUT at the frequency of measurement.

FIGURE 4036-1. Test circuit for measuring Q.

3. Procedure. The test equipment shall be connected as shown on figure 4036-1. The dc bias supply shall be adjusted for the specified voltage where Q is to be measured. Unless otherwise specified, the RF level shall be adjusted to 50 mV (rms). The parallel resistance Rp and capacitance Cp of the test device shall be measured using RF bridge methods. Unless otherwise specified, the point of measurement shall be .062 inch (1.57 mm) from the device body. Q shall be calculated using the following formula: $Q = 2\pi * f * Rp * Cp$.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test frequency.

b. Reverse dc bias (V_R).

c. RF level if other than 50 mV (rms).

d. Required Q.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4041.2

RECTIFICATION EFFICIENCY

1. Purpose. The purpose of this test method is to measure rectification efficiency which is the ratio of dc output voltage to peak ac input voltage.

2. Test circuit. See figure 4041-1.



NOTE: The voltmeter shall have a high impedance as compared with the load circuit of RL and CL.

FIGURE 4041-1. Test circuit for rectification efficiency.

3. Procedure. The ac signal shall be adjusted to the specified frequency and signal level measured by means of peak reading voltmeter (V_{pk}). The rectified output voltage shall be measured by means of voltmeter (V_{DC}).

$$\text{Rectification efficiency (\%)} = (V_{DC} / V_{PK}) * 100$$

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Load capacitor (C_L) and load resistor (R_L).

b. Frequency and amplitude of ac source.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4046.1

REVERSE CURRENT, AVERAGE

1. Purpose. This test method is designed to measure the average reverse current through the device under the specified conditions.

2. Test circuit. See figure 4046-1.



NOTE: The reverse leakage current at each device D_1 and D_2 shall be less than .05 percent of the maximum allowable specified leakage current of the DUT. In other respects, the devices D_1 and D_2 should be of the same type as the DUT.

FIGURE 4046-1. Test circuit for reverse current, average.

3. Procedure. After thermal equilibrium, at the temperature specified, the specified voltage shall be applied.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test temperature, when required (see 3).

b. Test voltage (see 3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4051.3

SMALL-SIGNAL REVERSE BREAKDOWN IMPEDANCE

1. Purpose. The purpose of this test is to measure the reverse breakdown impedance of the device under small-signal conditions.

2. Test circuit. See figure 4051-1.



NOTES:
1. The impedances of C_1 and C_2 shall be small compared to the DUT at the test frequency.
2. Voltmeters V_{AC} and V_2 shall be high input impedance rms types.
3. The resistance of R_1 shall be large compared with the breakdown impedance being measured.
4. A low pass filter may be installed in series with the ac signal source.

FIGURE 4051-1. Test circuit for small-signal reverse breakdown impedance.

3. Procedure. The specified reverse direct current shall be applied to the DUT. An ac signal in the frequency range of 45 through 1,000 Hz shall be applied to the DUT through coupling capacitor C_2. Associated specification limits for Z_{ZT} shall apply at 45 through 60 Hz. Tests at frequencies greater than 60 Hz shall be corrected to those readings taken at 45 through 60 Hz. This current shall be 10 percent of the value of the dc breakdown current through the DUT. The small-signal impedance shall be determined as follows:

$$Z_{ZT} = V_{(RMS)} / I_{(RMS)} = (V_{AC} * R_2) / V_2$$

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. DC and ac test currents.

b. Test frequency, if other than 45 to 1,000 Hz.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4056.2

SMALL-SIGNAL FORWARD IMPEDANCE

1. Purpose. The purpose of this test method is to measure the forward impedance of the device under small-signal conditions.

2. Test circuit. See figure 4056-1.



NOTES:
1. The impedances of C_1 and C_2 shall be small compared to the DUT at the test frequency.
2. Voltmeters V_{AC} and V_2 shall be high input impedance types.
3. The resistance of R_1 shall be large compared with the forward impedance being measured.
4. A low pass filter may be installed in series with the ac signal source.

FIGURE 4056-1. Test circuit for small-signal forward impedance.

3. Procedure. The specified forward direct current shall be applied to the DUT. An ac signal in the frequency range of 45 through 1,000 Hz shall be applied to the DUT through coupling capacitor C2. associated specification sheet limits for Z_f shall apply at 45 through 60 Hz. Tests at frequencies greater than 60 Hz shall be corrected to those readings at 45 through 60 Hz. This current shall not be greater than 10 percent of the value of the dc forward current I_f. The small-signal impedance shall be determined as follows:

$$Z_f = V_{(RMS)} / I_{(RMS)} = (V_{AC} * R_2) / V_2$$

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. DC and ac test currents.

b. Test frequency, if other than 45 to 1,000 Hz.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4061.1

STORED CHARGE

1. Purpose. The purpose of this test method is to measure directly the charge recovered from a semiconductor diode when it is rapidly switched from a forward biased condition to a reverse biased condition.

2. Test circuit. See figure 4061-1.




FIGURE 4061-1. Test circuit for stored charge.

3. Test precautions.

a. The diode under test is forward biased by the current flowing from voltage source number 2 through diode D1 and through resistor R1 to voltage source number 1. The diode under test is periodically reverse biased by the pulse from the generator and the charge stored in the diode is caused to flow through diode D2 and is measured on the current meter. A similar measurement is made at zero bias current to determine the component of charge resulting from the diode capacitance and the stray circuit capacitance. The stored charge can then be computed from the current readings and the pulse frequency.

b. Resistor R1 should be large enough to ensure a constant current through the diode under test. Capacitor C1 should be large enough to maintain a nearly constant voltage across the diode under test during the pulse. The output impedance of the pulse generator including R3 should have a low value, preferably 10 to 25 Ω. The rise time of the pulse should be short enough and the pulse length should be long enough so that further change will not alter the measurement results.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

c. Diode D1 should have a much smaller stored charge than the diode under test. Diode D2 should have a fast turn on time, a low dynamic resistance at high currents, and a low reverse leakage current. Capacitors C2 and C4 should have low inductance and should be of sufficient capacitance so that a further increase in their values would not alter the measurement results. The current meter should be of sufficiently low impedance that the average voltage drop across it during any test does not exceed 10 millivolts. Capacitor C3 should be of sufficient size that a small current will flow through the current meter with the diode under test removed. Resistor R2 should have approximately the same value as the output impedance of the pulse generator.

d. The portion of the circuit within the dotted lines should be constructed in accordance with good practices for high speed pulse circuits. Particular attention should be paid to minimizing the circuit inductance including the connections to the diode under test. The capacitance between point A and ground should be made as small as possible.

4. Test procedure.

a. Adjust the pulse generator for the desired amplitude, pulse width, and frequency (f). Set voltage source one to zero. Insert the diode under test and adjust voltage source two for the specified voltage from point A to ground as measured on a high impedance voltmeter. A common value used for this voltage is −0.6 volts. Read the current, I_1, flowing through the current meter.

b. Set voltage source one for the specified forward current through the diode under test. Adjust voltage source two for the specified voltage from point A to ground. This voltage must be the same as used in 3.a. Read the current, I_2, flowing through the current meter.

c. The stored charge is given by:

$$Q_S = (I_2 - I_1) / f$$

5. Summary. The following conditions shall be included in the applicable performance specification sheet or acquisition document:

a. The bias current I_f at which the stored charge measurement is made (see 4).

b. Pulse generator rise time (1 percent to 50 percent), amplitude, width, impedance, and frequency (see 4).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4064.1

INDUCTIVE AVALANCHE ENERGY TEST FOR DIODES

1. Purpose. The purpose of this test method is to determine the avalanche capability of diodes and rectifiers. The intent of the test is to stress the termination of the device.

2. Scope. This test method is intended as a test for avalanche rated Schottky rectifiers but it may also be applied to other avalanche rated diodes if applicable.

3. Circuitry. The circuit shall be designed so that all stray reactances are held to a minimum.

4. Symbols and definitions. The following symbols and terminology apply to this test method:

a. E_{AS} Non-repetitive avalanche energy, minimum.

b. I_{AS} Non-repetitive avalanche current, maximum.

c. L Load inductance in accordance with device under test.

d. P_D Power dissipation of device.

e. R_S Stray circuit resistance.

f. I_{LPK} Peak inductor current.

g. $V_{(BR)DUT}$ Breakdown or avalanche voltage of device under test.

h. V_{DD} Power supply voltage.

i. t_{AV} Time in avalanche.

5. Procedure.

5.1 Screening. The DUT must be screened prior to avalanche and meet all specified parameters.

5.2 Calculations. The energy delivered to the DUT can be calculated as follows:

a. For figure 4064-1 (test circuit 1):

$$E_{AS} \approx I/2 * L * (I_{LPK})^2 * \{V_{(BR)DUT} / (V_{(BR)DUT} - V_{DD})\}$$

NOTE: $R_S \neq 0$

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

b. For figure 4064-3 (test circuit 2):

$$E_{AS} \approx I/2 * L * (I_{LPK})^2$$

NOTE: It is assumed that $R_S = 0$ for these calculations.

5.3 Test circuit 1.

5.3.1 Circuit layout. The circuit shown below is typical for unclamped inductive switching. In this circuit design the V_{DD} power supply may contribute to the total energy transferred to the diode if its value is not small compared to the $V_{(BR)}$ of the device under test. The calculation of the energy shall include the transfer from the V_{DD} supply when the ratio of $V_{(BR)DUT}$ over V_{DD} is less than 10, which is calculation (a) in section 5.2.




FIGURE 4064-1. Test circuit 1.

5.3.2 Switch. Switch S1 is normally a power semiconductor, such as a MOSFET but the breakdown voltage of this device must be greater than that of the device under test.

5.3.3. Transformer. A current transformer or probe should be used to monitor the avalanche current of the device. This probe must be mounted in either the cathode or anode leg of the device under test.

5.3.4 Inductance. The value of inductance (L) for the load should be selected to keep the time in avalanche (t_{AV}) below 200 µs. Air core inductors are recommended for this test to avoid the possibility of core problems. If iron core inductors are used, care must be taken such that core saturation is not changing the effective value to the inductance (L), which will lead to non-repeatable test results.

$$t_{AV} \approx (L * I_{LPK}) / V_{(BR)DUT}$$

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.3.5 Test circuit 1 response. The current and voltage waveform below shows typical response of a device in this test circuit.




FIGURE 4064-2. Test circuit 1 response.

5.4 Test circuit 2.

5.4.1 Circuit. The circuit shown below is also applicable for unclamped inductive switching. In this circuit design the V_{DD} power supply is removed from the test circuit via S1 after the inductive load is fully charged. The calculation of the energy does not need to include the transfer from the V_{DD} supply when using this test circuit, which is calculation (b) in section 5.2.




FIGURE 4064-3. Test Circuit 2.

5.4.2 Switches. Switches S1 and S2 are a power semiconductors, such as MOSFETs but the breakdown voltages of the devices must be greater than that of the device under test. These devices are switched off simultaneously in order to achieve the proper response on the device under test.

5.4.3 Diode. The free wheeling diode is required to close the current loop for the inductive load after S1 opens the connection to the V_{DD} power supply. The breakdown voltage of the free-wheeling diode shall be greater than that of the DUT.

5.4.4 Probe. A current transformer or probe should be used to monitor the avalanche current of the device. This probe must be mounted in either the cathode or anode leg of the device under test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.4.5 Inductors. The value of inductance (L) for the load should be selected to keep the time in avalanche (t_{AV}) 200 µs. Air core inductors are recommended for this test to avoid the possibility of core problems. If iron core inductors are used, care must be taken such that core saturation is not changing the effective value to the inductance (L), which will lead to non-repeatable test results.

$$t_{AV} \approx (L * I_{LPK}) / V_{(BR)DUT}$$

5.4.6 Waveform. The current and voltage waveform below shows typical response of a device in this test circuit.




FIGURE 4064-4. Test Circuit 2 response.

6. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. E_{AS}: Non-repetitive avalanche energy, minimum (joules).

b. I_{AS}: Non-repetitive avalanche current, maximum (amperes).

c. V_{DD}: Power supply voltage, minimum (V).

d. L: Load inductance minimum (µH or nH) or optionally calculated from the formula.

e. Initial case, lead or end cap temperature: +25°C +10°C / −5°C, unless otherwise specified.

f. Number of pulses to be specified: 1 pulse minimum, unless otherwise specified.

7. Failure criteria. The DUT shall be tested and be within all specified static parametric limits at the completion of the test. Any DUT that failed to meet any of the post I_{AS} / E_{AS} electrical parametric limits is considered an avalanche energy test failure.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4065

PEAK REVERSE POWER TEST

1. Purpose. This describes a test method for subjecting the device under test (DUT) to a high power stress condition in the reverse direction of rectifiers to determine the ability of the device to withstand a specified peak reverse power. This is intended to verify reverse power stress capabilities by various test conditions. Each condition is considered nonrepetitive where there is sufficient time between their applications to permit the device temperature to return to its original value before it may be repeated.

2. Applicability. A current impulse is applied for 20 µs that will provide a constant level of power in the reverse direction of the rectifier. This test method also utilizes a monitoring circuit to sense voltage for determination of power and possible voltage collapse during the current impulse.

3. Definitions. The following symbols and terms shall apply for the purpose of this test method.

a. I_{RSM} Nonrepetitive reverse surge current (in Amps)

b. $v_{(BR)}$ Breakdown voltage (instantaneous value [in Volts])

c. $V_{(BR)}$ Minimum rated breakdown voltage (in Volts)

d. P_{RSM} Reverse power nonrepetitive peak (in Watts)

e. d.f. Duty factor = 100 t_p / t_{rep} (percentage)

f. t_P Duration of current surge pulse (in ms or µs).

4. Reverse power test of rectifiers.

4.1 Apparatus. A simplified circuit is shown on figure 4065-1 where the current source (I) and switch (SW1) combination shall apply the peak value of current pulse I_{RSM} for the pulse duration of 20 µs as required (see figure 4065-2). The rise and fall times of the pulse shall be less than 10 percent of the pulse duration and the I_{RSM} will not vary during the impulse by more than 10 percent. The DUT shall also be monitored during the pulse using an oscilloscope to verify the instantaneous $v_{(BR)}$ voltage. The monitored $v_{(BR)}$ will typically increase during the 20 µs impulse from heating effects as shown on figure 4065-3. The $v_{(BR)}$ may also simply be monitored at the end of the pulse duration by a gated switch (SW2) or other automated methods to determine its highest value and also ensure the $v_{(BR)}$ has not collapsed below the rated minimum breakdown voltage V_{BR} of the rectifier from excessive heat. Although a simplified circuit is depicted, there are other more automated test equipment (ATE) methods that can also accomplish this such as the Frothingham RE20A, B, or C as well as a FEC200 tester with a separate dual monitor oscilloscope for both current and voltage.

4.2 Procedure. No current is applied to the DUT prior to the starting time (t_O) of the test. At t_O, SW1 applies I_{RSM} for 20 µs after which SW1 causes the current to cease flowing in the DUT.

a. Apply a specified rectangular impulse level of current I_{RSM} as shown on figure 4065-2. The rectangular impulse may decline slightly to optimize a constant peak reverse power level (P_{RSM}) since the $v_{(BR)}$ will increase due to heating effects and positive temperature coefficient during the 20 µs impulse. This impulse shall control the effective power to within 10 percent during the impulse duration. The DUT is also monitored for the response in reverse voltage $v_{(BR)}$.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

b. If testing to a specific peak reverse power (P_{RSM}) requirement, the current (I_{RSM}) will be increased to the level where the calculated P_{RSM} level meets or exceeds the requirement. The P_{RSM} value is determined with the average I_{RSM} and $v_{(BR)}$ values where $P_{RSM} = I_{RSM} \times v_{(BR)}$. These average values typically occur at 10 µs or half way into the 20 µs impulse.

NOTE: The test may need to be repeated to achieve the desired power level after the initial $v_{(BR)}$ is determined. If repeated, the time between pulses shall be sufficient to permit the DUT temperature to return to its original value.

c. If it is noted that the $v_{(BR)}$ collapses below the minimum rated breakdown voltage $V_{(BR)}$ during the testing in 4.2.a and 4.2.b, this is considered a failure to the applied P_{RSM} level.

d. Electrical measurements shall also be performed after each reverse power test to ensure the DUT has not permanently degraded. As a minimum, this shall include verification the reverse current (I_R) does not exceed its maximum specified value at the rated voltage V_R for the DUT. Although a device can collapse in 4.2.c without permanently degrading, such a collapse will still be considered a failure to this Peak Reverse Power test method.

e. If characterizing the DUT for peak reverse power, steps 4.2.a through 4.2.d shall be repeated at higher levels until failure occurs. For this purpose, 10 percent progressive increases in I_{RSM} are recommended. The time between pulses shall be sufficient to permit the DUT temperature to return to its original value before it is repeated.

4.2 Test parameters to be specified and recorded. The following conditions shall be specified:

a. The peak reverse power (P_{RSM}) for rectifiers.

b. Duration of pulses (t_p), shall be 20 µs unless otherwise specified.

c. The $v_{(BR)}$ monitored during the 20 µs impulse. A collapse below minimum rated $V_{(BR)}$ is a failure.

d. Measurements after test.

e. Case, lead, or ambient temperature (T_C, T_L, or T_A), as applicable.

f. Duty factor (d.f.) if more than one impulse is specified.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4065-1. Rectangular current pulse test setup.




FIGURE 4065-2. Rectangular 20µs Current Pulse Waveform.




FIGURE 4065-3. Voltage response.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4066.6

SURGE CURRENT AND IMPULSE CLAMP VOLTAGE

1. Purpose. The purpose of this test method is to subject the device under test (DUT) to high current stress conditions to determine the ability of the device chip and contacts to withstand current surges. This is intended to verify a nonrepetitive surge rating where there is sufficient time between surges to permit the device temperature to return to its original value.

2. Applicability. This test describes five different conditions: A, B, C, D and E. Surge current is applied in the forward direction to signal diodes and rectifier diodes, and in the reverse direction to voltage regulator (zener) diodes.

Condition A uses half sinusoidal forward current surges, at low duty factor, applied to either a baseline ac or dc current.

Condition B uses rectangular current pulse(s) and is intended primarily for zener diodes or where otherwise applicable. When used with zener diodes, this method utilizes a monitoring circuit to sense possible voltage collapse during the current pulse.

Condition C is intended for high current devices that can be applied to either condition A or condition B.

Condition D uses an exponential rise, exponential fall Impulse current to test clamp voltage capability of transient voltage suppressors (TVS) as well as their ability to withstand the Peak Impulse Current. These devices are also known as avalanche breakdown diodes (ABDs) in JEDEC and the IEC.

Condition E uses an ESD impulse current to evaluate Schottky rectifier robustness in their reverse direction, or for other devices where required.

3. Symbols and definitions. The following symbols and terminology shall apply for the purpose of this test method.

a.	d.f	Duty factor = 100 t_p / t_{rep}
b.	Duty factor	Applied current surge pulses (in percent).
c.	I_F	DC forward current (in A).
d.	I_{FRM}	AC forward current repetitive peak (in A).
e.	I_{FSM}	Nonrepetitive peak value of forward surge current (in A).
f.	I_O	Average ac forward current (in A).
g.	I_Z	DC reverse zener current (in mA).
h.	I_{ZSM}	Nonrepetitive peak value of zener surge current (in mA).
i.	n	Number of pulses.
j.	t_p	Duration of current surge pulses (in ms).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

k. V_{FSM} Peak forward surge voltage (in V).

l. V_{RSM} Nonrepetitive peak reverse voltage (in V).

m. V_{RWM} Working peak reverse voltage (in V).

n. $V_{Z(min)}$ Specified minimum zener voltage (in V).

o. V_{ZSM} Peak zener surge voltage (in V).

p. T_A Ambient Temperature (in °C).

q. T_C Case Temperature (in °C).

r. T_L Lead Temperature (in °C).

s. I_{PP} Peak pulse current (in A).


t. Double exponential current waveform (rise time/half time) ____ / ____ µs

u. V_C Clamping Voltage (in V).

4. Condition A, sinusoidal current surge.

4.1 Apparatus. (As required).

4.2 Procedure. The continuously applied electrical conditions shall be specified and applied to the device under the specified conditions. Unless otherwise specified, the specified number of current pulses (n) shall be superimposed on the continuously applied electrical conditions at the specified duty factor in accordance with figure 4066-1 (condition A1) for rectifiers, or figure 4066-2, (condition A2) for signal and switching diodes, zeners or bridges, as applicable. The surge pulses shall be half-sine waveform and of specified duration (t_p). The duty factor shall be chosen so that the junction temperature is not changed significantly. The "continuously-applied electrical conditions," shall be satisfied if the time of applied current permits the junction temperature rise to be within 10 percent of its final equilibrium value above ambient before each surge or if an additional temperature or surge current is applied beyond that specified to provide equivalent junction temperature heating during surge without the continuous applied electrical conditions. Also reference condition C for the external heating method.



NOTE: Surge current pulse (tp) does not require synchronization with applied baseline ac.

FIGURE 4066-1. Surge pulse applied to continuous halfwave conditions (condition A1).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4066-2. Surge pulse applied to continuous dc conditions (condition A2).

4.3 Test conditions to be specified and recorded. The following conditions shall be specified in the applicable specification sheet:

a. Average forward current (I_O); or dc forward current (I_F) for rectifiers; or zener current (I_Z) for zener diodes; as applicable.

b. Number of current pulses (n).

c. Duration of pulses (t_p), normally 8.3 milliseconds.

d. Duty factor of pulses, normally less than .1 percent, or the period normally between 8 and 60 seconds.

e. Peak value of forward surge current pulse, I_{FSM} for rectifiers, or I_{ZSM} for zeners.

f. Nonrepetitive maximum reverse voltage (V_{RSM}), when applicable.

g. Measurements after test.

h. Case, lead, or ambient temperature (T_C, T_L, or T_A), as applicable.

5. Condition B, rectangular current pulse.

5.1 Apparatus. The current source (I) and switch (SW1) combination shown on figure 4066-3 shall be able to apply the peak value of current pulse I_{FSM} or I_Z for the pulse duration (t_p) as required, and shall be able to handle any number of pulses (n) and duty cycle as required in the applicable specification sheet. The rise and fall times of the pulse shall be less than 10 percent of the pulse duration. For zeners, the dashed lines replace the solid connecting lines (vertical) to the DUT. The monitor shall sense V_{ZSM} voltage at the end of the pulse duration before the pulse is removed via gated switch (SW2) to ensure zener voltage has not collapsed below rated $V_{Z(min)}$.

5.2 Procedure. As shown on figure 4066-4, no current is applied to the DUT prior to the starting time (t_o) of the test. For zeners, a maximum of 5 percent of rated I_Z may be used for baseline current flow. At t_o, SW1 causes the application of I_{FSM} or I_{ZSM} for time period t_p, after which SW1 causes the current to cease flowing in the DUT. For multiple pulse requirements, SW1 again causes current flow in the DUT after being off for a time necessary to meet the duty factor requirements; this process is repeated for n times as specified. The duty factor and pulse width (t_p) shall be chosen to ensure that the DUT average junction temperature is not changed significantly. For zeners, V_Z monitoring is mandatory. NOTE: If an excessive duty factor is applied where average junction temperature rises with each successive surge, the surge is considered repetitive and must be derated.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.3 Test conditions to be specified and recorded. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. The peak surge current (I_{FSM}) for rectifiers or I_{ZSM} for zeners. For rectifiers, this is normally the equivalent rms current as the rated half sine condition. Zeners normally are specified with square wave value of surge current.

b. Number of current pulses (n), shall be five unless otherwise specified.

c. Duration of pulses (t_p), shall be 8.3 ms unless otherwise specified.

d. Duty factor of pulses, normally less than 0.1 percent.

e. V_{ZSM} to be monitored during I_{ZSM} for zeners. A collapse below $V_{Z(min)}$ is a failure.

f. Measurements after test (see 6.1).

g. Case, lead, or ambient temperature (T_C, T_L, or T_A), as applicable.

5.4 Alternative to measurements after test. For rectifiers, there is a minor modification to the test that offers the advantage of immediately determining if the DUT survived the test. This consists of monitoring the forward voltage (V_{FSM}) during t_p to determine if device degradation, open-circuit or short-circuit conditions occur. A recorded value of V_{FSM} can be compared to minimum and maximum values in the applicable specification sheet to determine if the device survived the test. NOTE: Zener monitoring is mandatory; it is not an alternative. Collapse below $V_{Z(min)}$ is a failure.




FIGURE 4066-3. Rectangular current pulse test setup.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4066-4. Rectangular current pulse waveforms.

6. Condition C (external heating). The worst case test condition for surge current is for device junction temperature at the rated maximum allowable junction temperature. Test condition A approximates this condition by applying forward current to dissipate power in the DUT. The product of this power dissipation and the device thermal resistance produces a temperature rise of the junction over the case temperature at which the surge test is performed. This represents what actually happens to a device in use. However, the actual junction temperature during the surge current test is only at the rated allowable maximum for those individual devices which have both the worst case maximum forward voltage drop and the worst case maximum thermal resistance. Only a very small percentage of actual devices will truly be worst case. The vast majority of devices will be tested at junction temperatures below rated maximum.

Test condition C avoids this short fall in junction temperature and truly represents worst case operation by externally heating the DUT to the specified rated maximum operating junction temperature of the DUT. Consequently, there is no applied heating current prior to, or concurrent with, the surge current. Once the DUT has stabilized at thermal equilibrium at the specified maximum operating junction temperature, the desired surge current pulses are applied at the specified duty factor. The time between current surges shall be long enough to permit the device junction temperature to return to its original thermal equilibrium.

6.1 Test conditions to be specified and recorded. The following conditions shall be specified in the applicable specification sheet:

a. All conditions defined by the specified test condition in 4.3 or 5.3.

b. External heating temperature, T_A.

6.2 Summary Conditions (A, B, and C). The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test condition letter.

b. Case temperature, T_C.

c. Average forward current, I_O, or dc forward current, I_F for rectifiers, or dc zener current I_Z; as applicable for baseline current.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

d. Number of current pulses (see 4.3).

e. Duration of pulses (see 4.3).

f. Duty factor of pulses (or time required between pulses).

g. Peak value of forward surge current for rectifiers or I_{ZSM} for zeners·


h. Maximum reverse voltage (non-repetitive), V_{RSM}. (V_{RSM} = 0 for conditions A2 and C.)

i. Measurements after test.

j. Case, lead, or ambient temperature (T_C, T_L, or T_A), as applicable.

7. Condition D clamping voltage (V_C). The purpose of this test is to determine the peak clamping voltage in the breakdown region of a TVS or ABD, when it is conducting a current impulse (I_{PP}) of a specified waveform.

7.1 Procedure. The device under test is connected to a surge generator and the resultant peak clamping voltage is measured with a digital voltmeter or oscilloscope. The test circuit used shall be functionally equivalent to figure 4066-5. Typically waveshapes used for ABD device characterizations are 8/20 µs or 10/1,000 µs for an exponential rise and fall time as shown in figure 4066-6. Bidirectional devices require a test for each polarity. However, sufficient time shall be allowed between the testing of each polarity to allow junction cooling.



PS = Charging power supply
S1 = Charging switch
S2 = Impulse discharge switch
R3 = Impulse shaping resistor
R4 = Current sensing resistor
CRO = Oscilloscope for observing current and voltage

R1 = Charging resistor
C = Impulse shaping capacitor
L = Impulse shaping inductor
R2 = Impulse shaping and current limiting resistor
V = Peak reading voltmeter

CAUTION: The circuit shown is for description only. Measurement techniques for high current, high frequency testing should be observed, such as four point Kelvin contact, differential oscilloscope, short leads etc.

NOTE: The power supply and the charging and shaping components (R1 / C, S1, S2, L / R3) of the circuit can be replaced by a transient generator.

FIGURE 4066-5. Clamping voltage test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4066-6. Standard current impluse waveshape.

8. Condition E (ESD current impulse). The purpose of this test is to ensure Schottky rectifier (or other diode) robustness in the reverse direction from a very short ESD impulse where required. This may also correlate to short impulse currents produced by a high dv/dt rate in various applications. The test may also be performed as 100% ESD surge screening on automated test equipment (similar to TVS device screening).

8.1 Procedure. The device under test is connected to an ESD surge generator. The test circuit used shall be functionally equivalent to figure 4066-7 with a typical waveshape shown in figure 4066-8 (as also shown in test method 1020 for ESD classification).


8.2 Test conditions to be specified and recorded. The following conditions shall be specified in the applicable specification sheet or acquisition document:

a. The peak ESD surge current or ESD classification equivalent in test method 1020.

b. Measurements after test. As a minimum this shall include I_R at rated V_{RWM}.

c. Case, lead, or ambient temperature (T_C, T_L, or T_A), as applicable.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



R1 = 10^6 Ω to 10^7 Ω
C1 = 100 pF ±10 percent (Insulation resistance 10^{12} Ω minimum)
R2 = 1,500 Ω ±1 percent
S1 = High voltage relay (Bounceless, mercury wetted, or equivalent)
S2 = Normally closed switch (Open during discharge pulse and capacitance measurement)

NOTE 1: The performance of this simulator circuit is strongly influenced by parasitics. Capacitances across relays and resistor terminals, and series inductance in wiring and in all components, shall be minimized.

NOTE 2: As a precaution against transients upon recharge of C1, the supply voltage V_S may be reduced before switch S1 is returned to the charging position.

NOTE 3: Piggybacking DUT sockets is not permitted during verification or classification testing.


NOTE 4: Switching terminals A and B internal to the simulator to obtain opposite polarity is not recommended.

NOTE 5: C1 represents the effective capacitance (see 2.3.2).

NOTE 6: The current probe connection shall be made with double shielded cable into a 50 Ω termination at the oscilloscope. The cable length shall not exceed 3 feet (91.44 cm).

FIGURE 4066-7. ESD test circuit (human body model).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.



CURRENT WAVEFORM

NOTE 1: The current waveforms shown shall be measured as described in the waveform verification procedure of 3.2, using equipment meeting the requirements of section 2 herein.

NOTE 2: The current pulse shall have the following characteristics:

t_{ri} (rise time) ---------- Less than 10 ns.
t_{di} (delay time) ------- 150 ±20 ns.
I_p (peak current)----- Within ±10 percent of the I_p value shown in table 1020-II for the voltage step selected.
I_r (ringing)---------- The decay shall be smooth, with ringing, break points, double time constants, or discontinuities less than 15 percent I_p maximum, but not observable 100 ns after start of the pulse.

FIGURE 4066-8. ESD test circuit waveforms (human body model).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4071.1

TEMPERATURE COEFFICIENT OF BREAKDOWN VOLTAGE

1. Purpose. The purpose of this test method is to measure the temperature coefficient of breakdown voltage under specified conditions.

2. Apparatus. The apparatus used to measure the temperature coefficient of breakdown voltage shall be capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

3. Procedure. The temperature coefficient of breakdown voltage is the percent of the voltage change from the breakdown voltage obtained at the specified reference temperature to the breakdown voltage obtained at the specified test temperatures.

αVZ shall be calculated using the following formula:

$$\alpha_{VZ} = [\{ V_{(BR)(\text{Test temperature})} - V_{(BR)(\text{Reference temperature})} \} / V_{(BR)(\text{Reference temperature})}] \ X \{ 100 / (T_{Test} - T_{Ref}) \} \text{ in } \% / °C$$

Where the reference temperature is the actual ambient (+25°C ±3°C) and the test temperature is the extreme temperature employed in the measurement.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Temperatures.

b. Test current.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4076.1

SATURATION CURRENT

1. Purpose. The purpose of this test is to measure the saturation current under the specified conditions.

2. Test circuit. See figure 4076-1.




FIGURE 4076-1. Test circuit for saturation current.

3. Procedure. The supply voltage is adjusted until the specified reverse voltage across the diode is achieved. The saturation current is then read from the current meter. Unless otherwise specified, the reverse voltage for measurement of saturation current shall be approximately 80 percent of the nominal breakdown voltage for voltage regulator diodes and approximately 80 percent of the minimum breakdown voltage for rectifiers.

4. Summary. The test voltage (see 3) shall be specified in the applicable performance specification sheet or acquisition document:

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4081.4

THERMAL RESISTANCE OF DIODES (FORWARD VOLTAGE, SWITCHING METHOD)

1. Purpose. The purpose of this test is to determine the thermal resistance of lead, case, or surface mounted diodes under the specified conditions.

1.1 Definitions. The following symbols shall apply for the purpose of this test method:

a. D: Heating power duty factor.

b. I_H: Heating current in Amps applied to diode during P_H.

c. I_M: Measuring current in milliamperes.

d. P_C: Magnitude of power in watts applied to diode during measuring and calibration.

e. P_H: Magnitude of heating power in watts applied to diode causing temperature difference $T_J - T_R$.

f. $R_{\theta JR}$: Thermal resistance, junction-to-reference point, in degrees Celsius/watt.

NOTE: For different package designs, the reference point "R" will be the Lead "L" for axial-leaded packages or leaded-surface-mount packages, the Case "C" for case-mounted packages or surface mounted products mounted by integral electrical contacts in the case (e.g. SMD−.5, SMD−1, SMD−2) , and End Cap "EC" for surface mount MELF style packages.. These package configurations have thermal resistance acronyms of $R_{\theta JL}$, $R_{\theta JC}$, $R_{\theta JEC}$ respectively. Other reference points may also be made such a "Solder Pad" on small surface mount products for $R_{\theta JSP}$.

g. T_{CC}: Case temperature in degrees Celsius, measured at the reference point prior to application of heating power P_H.

h. T_{CH}: Case temperature in degrees Celsius, measured at the reference point after the junction has been heated by P_H.

i. T_J: Junction temperature in degrees Celsius.

j. T_{LC}: Lead temperature in degrees Celsius, measured at the reference point prior to application of heating power P_H.

k. T_{LH}: Lead temperature in degrees Celsius, measured at the reference point after the junction has been heated by P_H.

l. T_{MC}: Calibration temperature in degrees Celsius, measured at reference point.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

m. t_{MD}: Measurement delay time in microseconds. This is the delay between when P_H is removed and when the temperature sensitive parameter (TSP) is recorded to determine junction temperature rise (see 3.a).

NOTE: Delay shall be sufficient in length to allow for attenuation of switching transients to occur. The delay time will vary according to the length of the cable to test fixture (short is always better), associated fixture inductances, package magnetic properties and chip charge storage properties. See further clarification of the use of t_{MD} in this test method and in the appendix A.

n. T_R: Reference point temperature in degrees Celsius.

o. TSP: Temperature Sensitive Parameter, also known as K-factor. Thermal calibration factor equal to the reciprocal of VTC; in °C/mV. Shall be measured over a temperature range similar to the test temperature range at an I_M that will permit resolution at the highest temperatures reached during the test.

NOTE: It is important that the range of temperatures that TSP or K-factor is measured over approximately correlates to the range of temperature used for thermal measurements (unless limited by the test equipment). It is wise to characterize your product at least once over a broad temperature range using increments of 25°C as well as over several values of I_M. Some devices, especially gold doped devices and Schottky diodes, can have a saturation current at these elevated temperatures that can overwhelm the I_M current. Characterization is required as it might reveal that a higher value of I_M will be needed.

p. V_{MC}: Value of temperature-sensitive parameter in millivolts, measured at I_M and specific value of T_{MC}.

q. V_{MH}: Value of temperature-sensitive parameter in millivolts, measured at I_M, and corresponding to the temperature of the junction heated by P_H.

r. VTC: Voltage-temperature coefficient of V_F with respect to T_J at a fixed value of I_M; in mV/°C.

s. T_A: Ambient or free air temperature, the air temperature measured below a device in an environment of substantially uniform temperature, cooled only by natural air convection and not materially affected by reflective and radiant surfaces.

NOTE: Testing has historically been performed in an open lab or on the production floor subject to natural convection and air movement produced by HVAC (Heating, Ventilation and Air Conditioning) common to all industrial locations. The maximum air movement allowed for the testing of free air (ambient) thermal resistance is 1.0 m/s and any air movement exceeding this shall be blocked.

t. V_F: The forward biased junction voltage of the DUT used for junction temperature sensing parameter (TSP).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

2. Apparatus. The apparatus required for this test shall include the following as applicable to the specified test procedure.

a. Thermocouple material may be copper-constantan (type T), chromal-alumel (type K) or equivalent, for the temperature range −180°C to +370°C. The wire size shall be no larger than AWG size 30. The junction of the thermocouple shall be welded to form a bead rather than soldered or twisted (exception is the type K open junction method where the junction is formed upon each wire's contact with the measured metallic surface). The accuracy of the thermocouple and associated measuring system shall be ±1.0°C.

b. Controlled temperature chamber or heat sink capable of maintaining the specified reference point temperature to within ±1.0°C of the preset (measured) value. For various package mounting configuration examples, see figure 4081−2 for axial-leaded, figures 4081−3 and 4081−4 for case mounted, figure 4081–5 for power SMD mounting, and figure 4081−6 for small signal LCC surface mounted.

c. Suitable electrical equipment as required to provide controlled levels of conditioning power and to make the specified measurements. The instrument used to electrically measure the temperature-sensitive parameter shall be capable of resolving a voltage change of 1.0 mV. An appropriate sample-and-hold unit or a cathode ray oscilloscope shall be used for this purpose

3. Procedure. In measuring thermal resistance, the forward voltage is used as the temperature-sensitive parameter (TSP) to indicate the junction temperature (see figure 4081−2 for mounting arrangement).

a. Power application test. The power application test shall be performed in two parts. For both portions of the test, the reference point temperature shall be held constant at the specified value. The value of the temperature-sensitive parameter V_{MC} shall be measured with a measuring current (I_M) that will produce negligible internal heating. The diode under test shall then be operated with heating power (P_H) intermittently applied at a greater than or equal to 0.98 duty factor. The temperature-sensitive parameter V_{MH} shall be measured during the interval between heating pulses with constant measuring current (I_M) applied.

The delay time between the heating power turning off and the V_{MH} being read is the measurement delay time t_{MD}. If it is not possible to maintain the reference point temperature constant during the power application test [such as lead (T_{LH}) or case (T_{CH}) temperature], the difference in the reference temperature at which V_{MH} and V_{MC} are measured shall be recorded. For an axial-leaded device example, the lead temperature difference ($T_{LH} - T_{LC}$) divided by the average heating power (DP_H) shall be subtracted from the calculated thermal resistance to correct for this error. It is not possible, due to the presence of electrical transients in the voltage waveform, to measure the TSP at the instant that the heating current is removed.

For a particular device type or when the appropriate performance specification does not specify t_{MD}, the shortest t_{MD} time after removal of heating current before the TSP is measured shall be found by performing the test at various power levels and noting the shortest time where the measured value of thermal resistance is essentially independent of power dissipated. Power levels of 25 percent above and below the power corresponding to the specified heating current are recommended for determining this delay time. The junction-to-lead thermal resistance shall therefore be calculated from the value of the temperature-sensitive parameter V_{MH} as measured at the previously determined delay time. This will vary depending on package design and materials, particularly for metal package encapsulations for high power devices involving magnetic materials requiring longer delay time due to switching transients. The heating power (P_H) shall be chosen such that the calculated junction-to-reference point temperature difference as measured at V_{MH} is greater than or equal to +50°C.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

b. Measurement of the temperature coefficient of the temperature-sensitive parameter (calibration). The temperature coefficient of the temperature-sensitive parameter (TSP) shall be measured utilizing the chosen measuring current (I_M) used during the Power Application Test. The DUT shall be externally heated in an oven, a heated bath, or on a temperature controlled heat sink. The measuring current shall be chosen such that the TSP varies linearly with temperature over the range of interest and that negligible internal heating ($P_C \approx 0$) occurs during the calibration procedure, i.e., $T_R \approx T_J$. The reference point temperature range used during calibration shall encompass the temperature range encountered in the Power Application Test. The value of the TSP temperature coefficient ($\Delta V_{MC}/\Delta T_{MC}$) shall be calculated from the calibration curve (V_{MC} versus T_{MC}). It can generally be assumed that, for devices of a given design and construction, the temperature coefficient of the TSP is constant. The temperature coefficient shall be measured on 10 devices to validate this assumption. If the relative sample standard deviation of these measurements is less than or equal to ±3 percent, the average of the measured temperature coefficients can be used in the calculation of thermal resistance for all other devices of the design and construction.

c. Calculation of thermal resistance. Examples shown are for thermal resistance junction to lead ($R_{\theta JL}$) for both axial-lead designs and surface mount configurations with very short terminations. Also thermal resistance junction to case ($R_{\theta JC}$) and thermal resistance junction to end cap ($R_{\theta JEC}$) for surface mount MELF packages DO−213AA and DO−213AB JEDEC outlines are described.

3.1 Package considerations and method of calculation.

3.1.1 Axial lead diodes. For axial-lead diodes, the reference point for calculations of the junction-to-lead thermal resistance ($R_{\theta JL}$) shall be at a point on the lead 0.375 inch (9.52 mm) from the body of the diode under test. For thermally unsymmetrical devices, the specified lead temperature shall be the average of the two lead temperatures measured with both leads terminated thermally in the same manner. For surface mount diode packages with short-lead terminations such as J-bends or gull wings, the reference point for calculation of thermal resistance shall be at or near the mounting plain of the terminal configuration of the diode under test. The following equation is used to calculate the junction-to-lead thermal resistance:

$$R_{\theta JR} = (T_J - T_R) / DP_H = \{ (V_{MH} - V_{MC}) / DP_H \} * (\Delta V_{MC} / \Delta T_{MC})^{-1} \text{ Calibration } - \{ (T_{LH} - T_{LC}) / DP_H \} \text{ optional}$$

where V_{MC} is the value of the temperature-sensitive parameter for T_{MC} equal to T_{LC} and $T_{LH} - T_{LC}$ corrects for variations in the lead temperature during the Power Application Test.

3.1.2 Case mounted power diodes. For case-mounted power diodes such as TO−3, stud mounts (DO−4 thru DO−9), and high power surface mount devices (SMD) with a metal bottom for heat transfer, the reference point for calculation of the junction-to-case thermal resistance ($R_{\theta JC}$) shall be at or near the mounting plain and in the heat-flow path to the heat sink for a diode under test. This requires drilling a hole in the component case to insert a thermocouple for accurate measurement as shown on figure 4081−3, or providing an access-hole in the heat sink to locate the T_R reference point on the case in the heat-flow path as shown on figures 4081−4 and 4081–5. The T_{LH} and T_{LC} in 3.1.1 then become T_{CH} and T_{CC} respectively to calculate junction-to-case thermal resistance. The $T_{CH} - T_{CC}$ corrects for possible variations in the case temperature during the Power Application Test. For some of the surface mount designs, an accurate thermal resistance measurement may require soldering the device under test to a heat sink. In these examples, soldering methods should not exceed rated soldering temperatures for the package.

3.1.3 Low power surface mount. For lower power surface mount packages such as MELFs or LCC devices, this reference point may instead be identified as the end cap temperature (T_{EC}) or the solder pad (T_{SP}) as shown on figure 4081−6. The T_{LH} and T_{LC} in the above equation would then become T_{ECH} and T_{ECC} or T_{TPH} and T_{TPC} respectively to calculate the junction-to-endcap thermal resistance.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.1.4 Multi-Junction packages (duals, quads, etc.). While the assumption has been that the specifications for thermal resistance apply to all elements in parallel, there has been no procedure on how to do this. The thermal resistance test setup cannot directly parallel the diodes junctions because the junction with the lower V_F may draw some of the current away from the other elements. For thermal resistance, measuring one junction while the other junctions are passively biased at the same power level does work. No power is to be applied until V_{MC} has been measured, however, V_{MH} will likely be unaffected if the passively biased junctions are turned off a little late. The Thermal Resistance value for the measured junction is divided by the total number of junctions being biased to calculate an overall package thermal resistance. To summarize:

1) Begin thermal resistance test of one junction while others are off.

2) Power up remaining junctions to same current as the junction under test.

3) Power off remaining junctions only AFTER the test junction reading has been acquired.

4) Calculate total device thermal resistance = reading of test junction divided by total junctions in package.

Measurements of T_R and T_{MC} for all examples are made by means of a thermocouple attached to the referenced point. The power dissipation in the DUT is calculated from the equation $P_H = I_H \times V_F$. If the power dissipation during measuring and calibration is not negligible, then P_C should be subtracted from P_H when calculating the thermal resistance. The P_C is calculated from the equation $P_C = I_M \times V_M$. The specimen junction temperature shall be considered stabilized when doubling the time between the initial application of power and the taking of the reading causes no error in the indicated results beyond the required accuracy of measurement. The time for stabilization will typically be 20 to 60 seconds depending on package configuration and size.

3.2 Test circuit. See figure 4081-1.




FIGURE 4081-1. Test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

The circuit is controlled by a clock pulse with a pulse width less than or equal to 300 µs and repetition rate less than or equal to 66.7 Hz. When the voltage level of the clock pulse is zero, the transistor Q1 is off and the forward current through the DUT is the sum of the constant heating current and the constant measuring current. Biasing transistor Q1 on, shunts the heating current to ground and effectively reverse biases the diode D1. The sample-and-hold unit (S and H) (or cathode ray oscilloscope) is triggered when the heating current is removed and is used to monitor the forward voltage of the diode under test. During calibration, switch S1 is open.




FIGURE 4081-2. Axial-leaded mounting arrangement.

4. Summary. The following conditions shall be specified in the detail specification:

   a. Reference point temperature for heating power measurements.

   b. Accept or reject criteria.




FIGURE 4081-3. Case mounting arrangement (stud packages).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4081-4. Case mounting arrangement (TO-3 or TO-66).




FIGURE 4081-5. Surface-Mount arrangement and Temperature Sensing Location (SMD).




FIGURE 4081-6. Surface-Mount arrangement and Temperature Sensing Location (LCC).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

BACKWARD t_{MD} PROJECTOR CALCULATION METHOD

A.1 Backward t_{md} projector calculation method. While the thermal impedance test method makes allowances for devices that have either magnetic or stored charge issues that hinder using delay times under 100 µs, this "backward projector calculation method" actually gives one method to make the allowance. Generally this correction is only needed for steady-state thermal impedance (a.k.a. thermal resistance) because it is thermal resistance that usually has a specification maximum. Short-pulse-width thermal impedance used for SPC (Statistical Process Control) purposes and for screening out poor die bond problems is just as effective regardless of the value of t_{MD} used. However, if absolute thermal impedance accuracy is required, then a minimum delay time is still required for correlation reference.

Figure 4081−A1 illustrates what a thermal impedance tester sees when a test is performed. The first reading (V_F) is always the easiest to take. The second Reading (V_F) can be misled by ferromagnetic resonant delay, stored charge, etc. and must be delayed until the device has stabilized. When the device stabilized within the 100 µs t_{MD} period, no further compensation is required.




FIGURE 4081−A1. Analysis of theta test.

However, when a much longer t_{MD} is required to avoid the interference caused by magnetics and stored charge, the backward projector calculation method can be used.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

A.2 The backward t_{MD} projector calculation.

A.2.1 Definitions:

t_{MD} = Spec delay time for Theta (such as 70 µs when it otherwise cannot be measured directly).

t_{MD1} = Delay time that can be measured (such as 1000 µs) for Theta 1.

t_{MD2} = Forced 2nd delay = (approximately 2 to 3 times t_{MD1}) for Theta 2.

(Any units for t_{MD} and theta can be used, but be consistent throughout).

A.2.2 Constants:

$c = (\text{Theta1} - \text{Theta2}) / \{ \text{SQRT} [t_{MD1}] - \text{SQRT} [t_{MD2}] \}$

$k = \text{Theta1} - c * \text{SQRT} [t_{MD1}]$.

Solve:

$\text{Theta}(t_{MD}) = k + c * \text{SQRT} [t_{MD}]$.

NOTE: For ideal Theta value, set $t_{MD} = 0$ in the equation, which yields the value of just k.

While it is possible to have a thermal impedance tester programmed to do this automatically, it is also possible to calculate a one-time correction factor that can be applied to the test limit and allow testing using t_{MD1} and theta1 to adjusted limits.

Calculate the correction factor for a given design and use it instead:

$\text{Factor} = \text{theta}(t_{MD}) / \text{theta1}$,

$\text{Factor} = \{ k + c * \text{SQRT} [t_{MD}] \} / \{ k + c * \text{SQRT} [t_{MD1}] \}$

So that the correct $\text{theta}(t_{MD})$ = measured theta1 at $t_{MD1} *$ Factor.

Likewise, the new screening max theta1 limit using t_{MD1} becomes $\text{theta}(t_{MD})$ / Factor.

This "Factor" value can be used to apply to any one design (same chip, same package) using the same test setup conditions (I_H, I_M, V_{CE}, etc.) without the need to do any future re-calculations.

Figure 4081−A2 shows examples of a device that benefits immensely from the use of the backward t_{MD} projector. (plus the same part with the "trouble maker" removed) and a device that doesn't need the "projector" at all. Note that using the "projector" for a device that does not need the "projector" does not cause any error. The point is also made that the backward t_{MD} projector can work for any semiconductor device including bipolar transistors, field-effect-transistors and diodes.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

A.3 Figure 4081−A2. Figure 4081−A2 shows a device that is very much in need of correction. This particular example is for a rectifier but this "projector" method works equally well for diodes and transistors. The dashed line is the output of the "projector", where the value of t_{MD} is varied from zero out to t_{MD2}. The magnetic (due to steel cap) and stored charge perturbations end between 700 µs and 800 µs.




FIGURE 4081−A2. Theta vs. t_{MD}.

NOTE: Observe closely on the curve above that if the "projector" had not been used, e.g. t_{MD} = 50 µs had been used instead, a theta value less than 25 percent of the actual theta value would have been measured. The next measurement would have likely been erratic and your SPC charts would be plotting setup errors and not product integrity.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

A.4. Figure 4081−A3. Figure 4081−A3 shows the identical device depicted above except that the steel cap, the cause of much of the magnetic perturbations, has been removed. The perturbations are quite natural since the current carrying terminals pass through the cap creating an artificial magnetic core in which to store energy.

This figure does show that other problems can cause unnatural oscillations (especially at these high currents) where error begins to creep in below 400 µs.




FIGURE 4081−A3. Theta vs t_{MD}.

NOTE: The magnetic disturbances removed, there only remains the effects of stored charge and/or recovery delay in the thermal resistance tester as, in this case, the power source shall switch from I_H=60 A to I_M=50 mA.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

A.5. Figure 4081−A4. Figure 4081−A4 shows a device that requires almost no correction at all. The plot shows measured thermal impedance essentially tracking with the "projector" plot. One of the reasons this part performs so well is that the test current is very low (1 A), the chip is very fast, and the case has very little magnetic influence.




FIGURE 4081−A4. Theta vs. t_{md}.

NOTE: Knowing exactly how to select t_{MD1} and t_{MD2} is important. Note that t_{MD1} shall be selected just past the point where various perturbations occur and this can be accomplished by making "cooling plots" like the plots used for the figure above. For t_{MD2}, usually pick a value between 2 to 3 times t_{MD1}.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

A.6. Figure 4081−A5. Figure 4081−A5, a finite element analysis cooling plot, has been prepared for which the thermal resistance at t_{MD} = 0 is known by definition. This provides evidence that the "projector" actually shows what is happening at t_{MD} = 0.




FIGURE 4081−A5. Theta vs. t_{md}.

NOTE 1: The selection of "odd" values of t_{MD1} and t_{MD2} is because these were provided by the computer. It can be seen that the FEA output (solid line) and the "projector" overlay each other perfectly.

NOTE 2: Closing: Be aware that when measuring thermal resistance, the "projector" works very easily with very little guess work. When used for pulsed thermal impedance, some error can creep in if t_{MD1} and/or t_{MD2} is selected carelessly. Again, be prepared with the appropriate cooling plot curve for a given semiconductor family.

NOTE 3: It has always been believed that measuring theta at t_{MD} = 0 was impossible. With this method, it can be done.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4086

THERMAL RESPONSE TESTING OF DIODES

1. Purpose. The purpose of this test is to determine the thermal response of semiconductor diode devices using legacy methods and apparatus. The tests of this method can be applied to rectifier diodes, transient voltage suppressors, power Zener diodes, and some Zener signal and switching diodes. All these different types are hereafter referred to as 'device' or 'devices'.

1.1 Scope. The thermal response testing of devices can be done in two ways, steady-state thermal impedance or transient thermal impedance testing. Steady-state thermal impedance (referred to as 'thermal resistance') determines the overall thermal performance of devices. Transient thermal impedance (referred to as 'thermal impedance') determines the time dependent thermal factors of devices. A production-oriented screening process, referred to as thermal transient testing, is a subset of thermal impedance testing and is addressed herein. Thermal response is measured in °C/W. This quotient measures the change in junction temperature in degrees Celsius as a result of a known power level in watts applied to the DUT for a specific heating time. The junction temperature measurements are achieved by a temperature sensitive parameter (TSP) or what is often the forward voltage with a known temperature characteristic at a specific measuring current. The thermal response is most often only the measurement of the change in volts of the TSP with a specified power and heating time that can also be equated to a junction temperature change in °C. Thermal response testing of devices determines the ability of the chip-to-package interface to transfer heat from the chip to the package and is a measure of the thermal quality of the chip attachment. It is relevant to designs that use either headers or heat conducting plugs, with mass and thermal conductivity allowing effective discrimination of poor chip attachments. This is particularly true with power devices.

1.2 Applicability. The thermal response tests of this method are intended for incoming inspection, production monitoring, and pre-burn in screening applications. Some Zener constructions, particularly when used with small junction area designs, cool too rapidly from the cessation of heating current to provide accurate measurement when forward direction (diode) current is used for this test. For such devices, a method is provided to apply currents in the Zener direction and make a measurement much closer to the termination of the heating current. In this way, no minority carriers are involved, and inductive effects are minimized due to lower test current. This may be considered a laboratory measurement since cable lengths on ATE may prevent accurate measurements so close to cessation of the heating current.

2. Overview.

2.1 Background for thermal response testing. Steady-state thermal impedance and transient thermal impedance of semiconductor devices are sensitive to the presence of these voids in the die attachment material between the semiconductor chip and package since voids impede the flow of heat from the chip to the substrate (package). Due to the difference in the thermal time constants of the chip and package, the measurement of transient thermal response can be made more sensitive to the presence of voids than can the measurement of steady-state thermal response. This is because the chip thermal time constant is generally several orders of magnitude shorter than that of the package. Thus, the heating power pulse width can be selected so that only the chip and the chip-to-substrate interface are heated during the pulse by using a pulse width somewhat greater than the chip thermal time constant but less than that of the substrate. Heating power pulse widths ranging from 1 ms to 400 ms for various package designs have been found to satisfy this criterion. This enables the detection of voids to be greatly enhanced, with the added advantage of not having to heat sink the DUT. Thus, the transient thermal impedance or thermal response techniques are less time consuming than the measurement of thermal resistance for use as a manufacturing screen, process control, or incoming inspection measure for chip attachment integrity evaluation.

Revision A resulted in this new test method.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

2.2 Organization of this method. This test method details methods of measuring the thermal response of devices that are described in section 5. It also offers examples and guidelines for characterizing and testing covered in appendices A through D as follows:

Appendix A covers thermal impedance production screening guidelines.

Appendix B details thermal impedance testing and thermal characterization guidelines.

Appendix C explains the measurement of the TSP.

Appendix D focuses on a backward t_{MD} projector calculation method.

3. Abbreviations, and definitions, equations, and symbols. The following abbreviations, definitions, equations, and symbols shall apply for the purpose of this test method in the forward direction.

3.1 Abbreviations. The following abbreviations are used in this test method.

a. FEA Finite element analysis.

b. TCZ Temperature compensated Zener.

c. VTC Voltage-temperature coefficient.

3.2 Symbols. The symbols common with both the forward and reverse directions of testing of the TSP are listed in 3.2.1. The symbols associated with forward direction testing of the TSP are listed in 3.2.2. The symbols associated with reverse direction testing (using the Zener biased direction) of the TSP are listed in 3.2.3. See 3.2.4 for symbol substitution difference between the forward and reverse direction.

3.2.1 Common symbols. The following symbols are common for both the forward and reverse direction testing:

a. CU The comparison unit, consisting of ΔV_F divided by V_H, that is used to normalize the transient thermal response for variations in power dissipation.

NOTE: The typical units for CU are mV/V.

b. K Thermal calibration factor equal to the reciprocal of α_{VF}.

NOTE 1: K must be measured over a temperature range similar to the test temperature range at an I_M that will permit resolution at the highest temperatures reached during the test.
NOTE 2: The typical units for K are °C/mV.

c. P_H The product of V_H and I_H during the heating pulse.

d. $R_{\theta JA}$ Thermal resistance from device junction to the ambient T_A.

NOTE: The typical units for $R_{\theta JA}$ are °C/W.

e. $R_{\theta JC}$ Thermal resistance from device junction to a point on the outside surface of the case immediately adjacent to the device chip.

NOTE: The typical units for $R_{\theta JC}$ are °C/W.

f. $R_{\theta JX}$ Thermal resistance from device junction to a defined reference point.

NOTE: The typical units for $R_{\theta JX}$ are °C/W.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

g. T_A Ambient or free-air temperature, the air temperature measured below a device, in an environment of substantially uniform temperature, cooled only by natural air convection and not materially affected by reflective and radiant surfaces.

NOTE: Testing has historically been performed in an open laboratory or on the production floor subject to natural convection and air movement produced by HVAC (heating, ventilation and air conditioning) common to all industrial locations. Any air movement in excess of 1.0 m/s must be blocked.

h. T_{EC} The temperature of the end cap of a surface-mount package.

i. t_H The duration of P_H applied to the DUT.

j. theta A term sometimes used in place of the symbol Z_θ in some art and associated text in this document.

k. T_J The junction temperature of the DUT.

l. t_{MD} Measurement delay time, the time from the start of P_H removal to the start of the final V_F measurement time (referred to as t_{SW}).

NOTE: Delay shall be sufficient in length to allow for attenuation of switching transients to occur. The delay time will vary according to the length of the cable to test fixture (short is always better), associated fixture inductances, package magnetic properties and chip charge storage properties. See further clarification of the use of t_{MD} in this method and in appendix D.

m. TSP The temperature sensitive parameter of V_F or V_Z.

n. t_{SW} The sample window time during which final V_F measurement is made.

NOTE: The value of t_{SW} should be small; it can approach zero if an oscilloscope is used for manual measurements.

o. $Z_{\theta JC}$ Thermal impedance from device junction to a point on the outside surface of the case immediately adjacent to the device chip.

NOTE 1: $Z_{\theta JC}$ is measured over a time interval equal to the time constant of the device.
NOTE 2: The typical units for $Z_{\theta JC}$ are °C/W.

p. $Z_{\theta JX}$ Thermal impedance from device junction to a time defined reference point.

NOTE 1: The typical units for $Z_{\theta JX}$ are °C/W.
NOTE 2: Z_θ has been called "theta" in some art and associated text in this document.

q. α_{VF} The temperature coefficient of V_F with respect to T_J at a fixed value of I_M.

NOTE: The typical units for α_{VF} are mV/°C.

r. ΔT_J The change in T_J caused by the application of P_H for a time equal to t_H.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.2.2 Forward direction. The following symbols and definitions apply for the purpose of this test method in the forward direction.

a. I_H The current applied to the DUT during the heating time to cause power dissipation.

b. I_M The measurement current used to forward bias the temperature sensing diode junction for measurement of V_F.

NOTE: See the introductory comments above when using the Zener direction for the TSP.

c. V_F The forward biased junction voltage of the DUT used for junction temperature sensing or TSP.

NOTE: See introductory comments above when using the zener direction for the TSP.

d. V_{Ff} The final V_F value after application of heating power (P_H).

e. V_{Fi} The initial V_F value before application of heating power (P_H).

f. V_H The heating voltage resulting from the application of I_H to the DUT.

g. ΔV_F The change in the TSP, V_F, due to the application of P_H to the DUT.

3.2.3 Reverse (Zener biased) direction. The following symbols and abbreviations apply for the purpose of this test method in the reverse direction.

a. V_Z The Zener voltage.

b. V_{ZL} The Zener voltage of the DUT used for junction temperature sensing or the TSP.

c. V_{ZLf} The final V_{ZL} value after application of heating power (P_H).

d. V_{ZLi} The initial V_{ZL} value before application of heating power (P_H).

e. ΔV_{ZL} The change in the TSP, V_{ZL}, due to the application of P_H to the DUT.

3.2.4 Variable substitutions when using the reverse (Zener bias) direction. When using the reverse (Zener bias) direction as the TSP, instead of the forward direction, the following changes shall further apply to the definitions and formulas in this test method whenever they appear in the text:

Letter symbols			
	I_F	is replaced by	I_Z
	V_F	is replaced by	V_{ZL}
	V_H	is replaced by	V_{ZH}
	V_{Fi}	is replaced by	V_{ZLi}
	V_{Ff}	is replaced by	V_{ZLf}
	ΔV_F	is replaced by	ΔV_{ZL}
	V_{F1}	is replaced by	ΔV_{Z1}
	V_{F2}	is replaced by	ΔV_{Z2}

Wording: The phrase 'forward bias' is replaced by the phrase 'reverse bias'.

NOTE: ΔV_F, K, and CU parameter values will be substantially different when using the Zener direction. Some difference will be observed between Zeners with different nominal voltages.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.3 K factor equation. The K factor is calculated in accordance with the following equation:

$$K = \left| \left(T_{J2} - T_{J1} \right) / \left(V_{F2} - V_{F1} \right) \right| \ °C/mV$$

Where:

a. T_{J1} = Initial junction temperature in °C

b. T_{J2} = Final junction temperature in °C

c. V_{F1} = Initial V_F voltage in mV

d. V_{F2} = Final V_F voltage in mV

See appendix C for examples, methods, and procedures of measuring the K factor using the TSP.

4. Apparatus. The apparatus required for this test shall include the following, configured as shown on figure 4086-1, as applicable to the specified test procedure:

a. A constant current source capable of adjustment to the desired value of I_H and able to supply the V_H value required by the DUT. The current source should be able to maintain the desired current to within ±2 percent during the entire length of heating time.

b. A constant current source to supply I_M with sufficient voltage compliance to turn the TSP junction fully on.

c. An electronic switch capable of switching between the heating period conditions and measurement conditions in a time frame short enough to avoid DUT cooling during the transition; this typically requires switching in the microsecond or tens of microseconds range.

NOTE: A single programmable current source can be used in lieu of the switch an two independent current sources of subparagraphs a, b and c.

d. A voltage measurement circuit capable of accurately making the V_{Ff} measurement within the time frame with millivolt resolution.




FIGURE 4086-1. Thermal impedance testing setup for diodes.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5. Detailed requirements.

5.1 Thermal impedance test operation. The procedure of 5.2 covers single junction chips and the procedure of 5.3 covers chips with multiple junctions. These procedures are considered to be laboratory methods.

5.1.1 Forward direction. The test procedures of 5.2 and 5.3 details the use of discrete test instrumentation of 4 using the forward direction test circuit of figure 4086-1 and waveform on figure 4086-2.

5.1.2 Reverse direction. The test circuit of figure 4086-1 and waveform on figure 4086-3 detail testing in the reverse (Zener bias) direction. When using the reverse direction, correlation assurance shall be provided in the forward production monitoring that thermal impedance in the reverse direction shall not exceed the specified limit.

5.2 Characterization of single junction devices.

5.2.1 General description. The following details the requirements for thermal impedance testing devices with chips that use a single junction design. See appendix B for guidelines on selecting values of I_H, I_M, t_H, and t_{MD}.

5.2.2 Procedure. The testing of single junction devices is summarized as follows: With the DUT in the test circuit (see figure 4086-1), the test begins with the adjustment of I_M and I_H to the desired values (see figures 4086-2 and 4086-3). The value of I_H is usually at least 50 times greater than the value of I_M. Then with the electronic switch in position 1, the value of V_{Fi} is measured. The switch is then moved to position 2 for a length of time equal to t_H and the value of V_H is measured. Finally, at the conclusion of t_H, the switch is again moved to position 1 and the V_{Ff} value is measured within a time period defined by t_{MD} (or t_{MD} + t_{SW} depending on the definitions stated previously). The two current sources are then turned off at the completion of the test.




FIGURE 4086-2. Thermal impedance testing waveforms for forward biased methods.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4086-3. Thermal impedance testing waveforms for Zener biased methods.

5.2.3 Limitations of reverse direction testing. This laboratory method is intended on initial Zener device design verification for correlation to subsequent forward direction thermal impedance testing using ATE prior to establishing a production test limit. If testing in the reverse direction exceeds the forward direction testing by 10 percent or more, production monitoring using ATE in the forward direction will require a lower limit, for some devices, than that required by the more accurate laboratory method (see 5.5.1).

5.3 Characterization of dual, quad and diode arrays.

5.3.1 General description. Traditionally, thermal impedance is required in device specification sheets without any clarification as to whether the values are for each element or all elements in parallel. While the assumption has been that the specification limits for thermal resistance apply to all elements in parallel, there has been no procedure on how to perform this. The thermal resistance test setup cannot directly parallel the diodes because the junction with the lower V_F may draw some of the current away from the other elements. Circuitry necessary for measuring thermal resistance and thermal impedance can be prohibitive.

5.3.1.1 Thermal impedance. Thermal impedance shall be measured on each element individually while the other elements are un-powered as it is intended to access chip-to-header bond quality. These individual readings cannot be combined in any way to yield the total rating. This means that there is no universal method to measure the dual or quad as a whole and the individual device specification shall not require such a measurement. Overall, power rating can be derived from similar packages employing single elements or by extensive computer modeling.

5.3.1.2 Thermal resistance. For thermal resistance only, measuring one junction while the other junctions are passively biased at the same power level does work. No power is to be applied until V_{Fi} has been measured; however, V_{Ff} will likely be unaffected if the passively biased junctions are turned off a little late. The thermal resistance value for the measured junction is divided by the total number of junctions being biased to calculate an overall package thermal resistance.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.3.2 Procedure. The testing of multiple junction devices is summarized as follows:

a. Begin thermal resistance test of one junction while others are off.

b. Power up remaining junctions to same current as the junction under test.

c. Power off remaining junctions only after the test junction reading has been acquired.

d. Calculate total device thermal resistance equals reading of test junction divided by total junctions in array.

5.3.3 Limitations. This technique is not recommended for transient thermal impedance since short readings are not affected much by adjacent junction elements and the switching of the remaining junctions in such short time periods is prohibitive.

5.4 Notes. The following details apply to the testing of 5.2 and 5.3.

a. Some test equipment may provide a ΔV_F directly instead of V_{Fl} and V_{Ff}; this is an acceptable alternative. Record the value of ΔV_F.

b. Some test equipment may provide $Z_{\theta JX}$ directly instead of V_{Fl} and V_{Ff} for thermal resistance calculations; this is an acceptable alternative. Record the value of $Z_{\theta JX}$.

c. Alternative waveforms, as may be generated by ATE using the general principles of this method, may be used upon approval of the qualifying activity.

d. The Zener biased method in figure 4086-3 illustrates a positive TSP when the Zener is in avalanche breakdown. It is also possible to portray a negative TSP for low voltage Zeners when they are in the field emission or tunneling mode. A near zero TSP can also result from these two off-setting factors of a specific operating current that shall be avoided by changing to a higher or lower current. Also see appendix C herein for TSP. Note that for Zeners, I_M can be equal to I_H provided the sense time for I_M at the end of t_H is no more than 5 percent of the overall t_H for I_H. This 5 percent value will correlate to a thermal impedance reading that is no more than 5 percent lower than the true value. This is not unlike the minor errors caused by the measurement delay time associated with the V_F method.

e. TCZ devices do not normally respond to the Zener biased method of figure 4086-3 since the Zener junction is compensated by a forward biased p-n junction diode hereafter referred to as a "stabistor". This compensation results in a near zero-TC for the reference voltage as desired where the TSP becomes ineffective in the normal operating direction for measuring thermal impedance. However, when the stabistor used is another Zener diode with a Vz higher than the TCZ's own Zener, the device can be operated in its reverse direction using the stabistor as both the heat-generating and temperature sensitive element. This is especially true if the two junctions are part of the same chip. When an independent stabistor chip or multiple stabistor chips are employed, the results will be an average of all the chips. Also the K factor used for the thermal impedance measurement becomes the total of the stabistor(s) and the Zener in the TCZ device. Heating test times for TCZ thermal measurement in the range of 10 ms to 30 ms allows all the junctions to be proportionally activated.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.5 Acceptance limit.

5.5.1 General discussion. Variations in diode characteristics from one manufacturer to another cause difficulty in establishing a single acceptance limit for all diodes tested to a given specification sheet. Ideally, a single acceptance limit value for ΔV_F would be the simplest approach. However, different design, materials, and processes can alter the resultant ΔV_F value for a given set of test conditions. Listed below are several different approaches to defining acceptance limits. The ΔV_F limit of 5.5.2 is the simplest approach and is usually selected for screening purposes. The approaches of 5.5.3 through 5.5.6 require increasingly greater detail or effort. In some examples, absolute thermal impedance limits are required for correlation to surge performance such as for Zeners. In such examples, setting a limit for Zener diode construction with the forward biased method requires prior evaluation of $Z_{\theta JX}$ (and $R_{\theta JX}$, when desired) by the Zener biased method. If the Zener method result is more than 10 percent higher, the limit shall be based on the more accurate Zener biased measurement. In such a case, if it is desired to use the forward biased method, the limit (of ΔV_F, $Z_{\theta JX}$, or $R_{\theta JX}$) shall be reduced by the extent (percentage) difference between the two methods.

5.5.2 ΔV_F limit. A single ΔV_F limit is practical if the K factor and V_H values for all diodes tested to a given specification sheet are nearly identical. Since these values may be different for different manufacturers, the use of different limits is likely to more accurately achieve the desired intent. (A lower limit does not indicate a better die bond when comparing different product sources.) The diode specification sheet would list the following test conditions and measurement parameters:

a. I_H (in A).

b. t_H (in ms).

c. I_M (in mA).

d. t_{MD} (in µs).

e. t_{SW} (in µs).

f. ΔV_F (maximum limit value, in mV).

5.5.3 ΔT_J limit. (Much more involved than ΔV_F, but useful for examining questionable devices.) Since ΔT_J is the product of K (in accordance with appendix C herein) and ΔV_F this approach is the same as defining a maximum acceptable T_J rise for a given set of test conditions.

5.5.4 CU limit. (Slightly more involved than ΔT_J.) The ΔT_J limit approach described in 5.5.3 does not take into account potential power dissipation variations between devices. The V_H value can vary, depending on chip design and size, thus causing the power dissipation during the heating time to be different from device to device. This variation will be small within a lot of devices produced by a single manufacturer but may be large between manufacturers. A CU limit value takes into account variations in power dissipation due to differences in V_H by dividing the ΔV_F value by V_H.

5.5.5 (K•CU) limit. (Slightly more involved but provides greater detail.) This is a combinational approach that takes into account both K factor and power dissipation variations between devices.

5.5.6 $Z_{\theta JX}$ limit. (For full characterization; not required for screening purposes, but preferred if the proper ATE is available.) The thermal impedance approach uses an absolute magnitude value specification that overcomes the problems associated with the other approaches. Thermal impedance is time dependent and is calculated as follows:

$$Z_{\theta JX} = \Delta T_J / P_D = | (K)(\Delta V_F) / (I_H)(V_H) | \text{ °C/W}$$

NOTE: See method 3101, MIL-STD-750-3 for further details on using ATE for testing thermal impedance of diodes.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

5.5.7 $R_{\theta JX}$ limit. (For thermal resistance specification testing.) The thermal resistance to some defined point, such as the case ($R_{\theta JC}$), lead ($R_{\theta JL}$), or end cap ($R_{\theta JEC}$), is an absolute magnitude value specification used for equilibrium conditions. The t_H heating time shall therefore be extended to longer times (typically 20 to 50 seconds). In the example of $R_{\theta JC}$, $R_{\theta JL}$, or $R_{\theta JEC}$ measurements, the case, lead or end cap reference points shall be carefully stabilized and monitored in temperature which requires an infinite heat sink or careful monitoring for optimum results. The ΔT_J in the equation below is the difference in T_J to the case, lead, or end cap reference temperature as applicable by package type.

$$R_{\theta JX} = \Delta T_J / P_D = | (K)(\Delta V_F) / (I_H)(V_H) | \ °C/W$$

NOTE: Some ATE designed primarily for thermal impedance testing with short heating times (t_H) may not include capabilities of controlling or monitoring these reference temperatures for an accurate thermal resistance test measurement at long heating times. Also see method 4081, MIL-STD-750-4 for further details on testing thermal resistance of diodes.

5.5.8 General comment for thermal transient testing. One potential problem in using the thermal transient testing approach lies in trying to make accurate enough measurements with sufficient resolution to distinguish between acceptable and nonacceptable diodes. As the DUT current handling capability increases, the thermal impedance under transient conditions will become a very small value. This raises the potential for rejecting good devices and accepting bad ones. Higher I_H values shall be used in this case.

6. Summary. The following test conditions and measurements to be specified and recorded.

6.1 Thermal impedance and equilibrium measurements.

6.1.1 Test conditions. Specify the following test conditions:

a. I_M measuring current ___ mA

b. I_H heating current ___ A

c. t_H heating time ___ ms

d. t_{MD} measurement time delay ___ µs

e. t_{SW} sample window time ___ µs

6.1.2 Data. Record the following data:

a. V_{Fi} initial forward voltage ___ V

b. V_H heating voltage ___ V

c. V_{Ff} final forward voltage ___ V

d. NOTE: Some test equipment may provide a ΔV_F instead of V_{Fi} and V_{Ff}; this is an acceptable alternative. Record the value of ΔV_F.

e. NOTE: Some test equipment may provide direct display of calculated CU or $Z_{\theta JX}$; this is an acceptable alternative. Record the value of CU or $Z_{\theta JX}$.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

6.2 K factor calibration. (Optional for criteria 6.2.1.a or 6.2.1.b, mandatory for 6.2.1.c, 6.2.1.d, or 6.2.1.e.)

6.2.1 Test conditions. Specify the following test conditions:

a. I_M current magnitude ___ mA

b. T_{J1} initial junction temperature ___ °C

c. V_{F1} initial voltage ___ mV

d. T_{J2} final junction temperature ___ °C

e. V_{F2} final voltage ____ mV

6.2.2 K factor. Calculate K factor using the K factor equation of 3.3.

K factor ___ °C/mV

6.3 Specification limit calculations. One or more of the following acceptance limits should be measured or calculated, as stated on the device specification sheet (see 5.5):

a. ΔV_F ____ mV (For no significant variation in K and V_H among devices).

b. CU ___ mV/V (For large variation in V_H among devices).

c. ΔT_J ___ °C (For large variation in K among devices).

d. K•CU ___ °C/V (For large variation in K and V_H among devices).

e. $Z_{\theta JX}$ ___ °C/W (For large variation in K, V_H, and I_H among devices, same as K▪CU for diodes/rectifiers).

f. $R_{\theta JX}$ ___ °C/W

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

THERMAL IMPEDANCE PRODUCTION SCREENING GUIDELINES

A.1. Applying the thermal impedance test to production screening. The goal of thermal impedance production screening is to detect and remove any devices which have defects that can affect reliability or performance. The key factors for this testing are as follows:

a. Determine a TSP (K factor) for the DUT as described in appendix C and calibrate it (usually in mV/°C for 1/K). This parameter is normally measured at a current selected so that it does not affect the accuracy of the thermal impedance test.

b. Determine a P_T measurement power and t_M measurement pulse time. The measurement pulse time should be sufficient to delineate the package layer being monitored. For example: 10 ms to 30 ms measures the die bond integrity and 100 ms to 300 ms measures both the die bond plus an additional die tab attach to the package header. See A.3 herein. The heating power pulse should be sufficient to heat the junction up at least 50°C unless limited by a maximum power density rating of the junction.

c. Determine a t_{MD} measurement delay time (time between when power pulse is turned off and the K factor is applied) to provide the junction temperature.

d. Deploy test equipment capable of applying the pulse determined in A.1.b and providing an output that either directly calculates the peak junction temperature with the supplied K factor and provides a thermal impedance reading in °C/W or provides a delta voltage change that can manually be converted to thermal impedance by dividing by the K factor and the P_T measurement power. This t_{MD} delay time is usually provided by the appropriate specification but extenuating circumstances such as chip storage time or package magnetic resonance may dictate using a longer value of t_{MD}. This is permitted provided a correlation is established between the required value of t_{MD} and the specified value of t_{MD}.

The supplier shall notify DLA Land and Maritime of any specified measurement conditions that might fail to achieve the thermal impedance test method's primary goal of detecting and removing and defective devices.

A.2. Logistics of the thermal impedance test. Every semiconductor product type is likely to respond differently in readings to thermal impedance tests. The intent here is not to compare dissimilar product but, rather, to compare product within a single lot to each other (statistical comparison), to a specification maximum limit (when applicable) and, if at all possible, to a design ideal value. The following rules shall be applied:

a. Any device failing the specification maximum limit (if one exists) is an automatic reject.

b. Any device falling outside of a normal distribution of thermal impedance readings in a histogram is subject to reject. In order to successfully use thermal impedance to detect and remove any components that have defects that can affect reliability or performance, the histogram for individual lot testing shall be different from that used for end-point testing. For end-point testing, this distribution should be documented over the course of five inspection or screening lots. If each lot has a similar distribution, then the average distribution and pass-fail limits of the combination of all five lots may be used to establish permanent screening limits. If the K factor does not vary more than 10 percent from lot-to-lot, then it is permissible to establish a constant K factor for this particular part number or chip family. Otherwise, the K factor may need to be re-established for every lot. In general, this process should establish a maximum limit for evaluating that particular part type, and while it may not be used to successfully screen manufacturing defects, no individual lot evaluations should allow limits higher than the end-point limit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

c. Since a number of factors impact the thermal impedance results, in order to use thermal impedance testing to remove defects, all other influences of thermal impedance shall be held as uniform as possible. This can only be done by evaluating each production or manufacturing lot before these lots are combined into inspection or screening lots. In this case, it is necessary to treat each production or manufacturing lot on a stand-alone basis by calculating a K factor and screening limits from a sample for that specific lot.

d. Upper and lower pass-fail limits cannot be determined by using +/− 3-sigma. This is because in most cases (except where you have achieved near perfection), the distribution is an asymmetrical histogram bell curve where the right (high-side) of the curve extends farther away from center normal than the left (low-side). This is because making devices less than perfect (extends right) is easy but making devices better than perfect (extends left) is far less likely. The upper and lower limits can be set one of two ways:

    1) Split Histogram curve in half at the center peak value and calculate separate 3-Sigma limits, one for the upper side and one for the lower side.

    2) Engineering should visually review the Histogram curve and select appropriate limits based upon what looks normal and what doesn't.

    The value of a lower pass-fail limit is to catch changes in the product that might otherwise go undetected. For example: Braze preform is suddenly too thin, chip size was just changed, or package design was changed by package vendor. Since the original design-value for thermal impedance remains the one constant through all testing, this is an excellent tool to confirm that thermal impedance is giving meaningful readings and that the design is being executed correctly by production.

e. The design-value should fall somewhere in the lower region of the histogram curve or slightly below the curve. Major deviations indicate that one or the other is in error, or that the measurement conditions cannot give an absolute accurate value (though relative values for statistical screening may continue to be usable for screening).

A.3. Heat flow distance versus elapsed time plot. This section is provided to assist in determining the t_m measurement time required to adequately delineate a particular interface. The chart that follows shows effective how far heat travels in the time shown in the X-axis.

The example listed on the graph shows that heat is passing through 10 mils of silicon takes 1.2 ms to reach the back side. During the 1.2 ms, the heat has remained inside the chip, has not passed through the chip bond interface, and is too short a time to measure the chip bond interface, 1.2 ms is too short. Multiply by at least 7 to get a minimum test time.

The example continues to show that it would take 8.7 ms for heat to reach through the silicon chip, across the braze layer that is being evaluated and through but not outside of the tab the chip is mounted on. Based on this, 8.7 ms would work as a t_m that would maximize sensitivity to bad bonds but not be influenced by anything beyond the first tab. This is where the popular default value of 10 ms came from.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX A

Heat Flow Distance vs Elapsed Time Plot




FIGURE 4086-A1 Elapsed time versus distance heat travels plot.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B

THERMAL IMPEDANCE TESTING AND THERMAL CHARACTERIZATION GUIDELINES

B.1 Establishment of test conditions and acceptance limits. The procedure of B.2 describes how to set up the test conditions and determine the acceptance limits for implementing the transient thermal impedance test for chip attachment evaluation using the apparatus and definitions stated appendix C. It can also be used for thermal characterization purposes of various devices. The following details apply:

a. This procedure thermally characterizes the device out to a point in heating time required to ensure heat propagation through the internal chip attachments. An appropriate heat sink should also be used or the external case or reference point temperature should be also monitored where heating times can be very short for heat propagation to the external mounting point such as for case mounted power devices or very close proximity solder pads to the internal chip element.

b. When using the procedure for taking thermal resistance measurements, the value for I_H shall be equal to the value specified in the device specification sheets, typically at rated current or higher. The values for t_H, t_{MD}, and heat sink conditions shall be also taken from the device specification sheets. Also, the external reference point temperature shall be measured at the conclusion of the heating time and used in the thermal resistance calculation shown in method 4081.

B.2 Testing procedure. From a sample of 20 to 25 devices, select any one device to start the initial device testing.

Step 1: Set up the test apparatus as follows:

I_H = 1.0 A	(Or some other desired value near the DUTs normal operating current: Typically higher for power diodes, and lower for Zener diodes, when measured in the Zener direction.)
t_H = 10 to 50 ms	Unless otherwise specified, for most devices rated up to 15 W power dissipation. See figures 4086−B1 and 4086−B2 for best heating time selection.
50 to 100 ms	Unless otherwise specified, for most devices rated up to 200 W power dissipation.
≥ 250 ms	For steady-state thermal resistance measurement. The pulse shall be shown to correlate to steady-state conditions before it can be substituted for steady-state condition. See test method 4081 of this multipart test method standard for further details on testing thermal resistance of diodes.
t_{MD} = 100 µs max	For nonmagnetic or noninductive lead/package where inductive delay or stored charge do not influence the reading, t_{MD} = 70 µs is a good choice. A larger value may be required on power devices with magnetic/inductive package elements that generate nonthermal electrical transients; unless otherwise specified, this would be observed in the t_3 region on figure 4086−3. If, however, a value of t_{MD} greater than 300 µs is required in order to be able to test outside of the inductive switching region, then correlation shall be made back to 70 µs from whatever value of t_{MD} is required for a stable test. Refer to appendix D for a technique for measuring devices that cannot be measured at t_{MD} = 70 µs maximum because of stored charge or package magnetic effects. The method will involve measuring at t_{MD} = a higher value and then following a simple calculation to correct the reading. The qualifying activity shall be notified if this alternate t_{MD} method is to be used.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B

I_M = 10 mA (Or some nominal value approximately two percent, or less, of I_H.)

IMPORTANT: Diodes like Schottky and gold doped switching rectifiers can have enough saturation current so that the K factor varies with temperature at lower values of I_M. It is safest to have previously measured at least once for each family type, the K factor at 25°C increments from 25°C up to at least 150°C (or T_J max) plus vary the current over a decade. Pick an I_M value where K factor remains fairly consistent over temperature. If K factor is inconsistent, then use the K factor that corresponds with the actual T_J achieved in the thermal impedance test (may require some iterations to calculate this value).

Step 2: Insert device into the apparatus test fixture and initiate a test. (For best results, a test fixture that offers some form of heat sinking would be desirable. Heat sinking is not needed if either the power dissipation during the test is well within the diode's free-air rating or the maximum heating time is limited to less than that required for the heat to propagate through the case.)

Step 3: Based on the value of ΔV_F, proceed forwards or go back using the following criteria:

a. If ΔV_F is less than 50 mV, return to step 1 and increase heating power into device by increasing I_H.

b. If ΔV_F is in the 50 to 300 mV range, or ΔV_{ZL} is equivalent to the same ΔT_J, then proceed to step 4. This range approximately corresponds to a junction temperature change of roughly +25°C to +150°C and is sufficient for initial comparison purposes.

EXCEPTION (for when the maximum DUT or test equipment rated I_H has been reached): In this case, the accuracy associated with using a smaller ΔV_F shall be accepted. Test equipment shall have at least 100 µV resolution for ΔV_F. Higher resolution test equipment can easily compensate if ΔV_F is less than 50 mV. If ΔV_F is greater than 150 mV, approximately corresponding to a junction temperature change greater than +75°C, it would probably be desirable to reduce the heating power by returning to step 1 and reducing I_H. Note that some automatic test equipment automatically guards against this problem.

NOTE: The test equipment shall be capable of resolving ΔV_F to within 5 percent. If not, the higher value of ΔV_F shall be selected until the 5 percent tolerance is met. Two different devices can have the same T_J rise even when P_H is different, due to widely differing V_H. Within a given lot, however, a higher V_H is more likely to result in a higher T_J rise. For such examples, this screen can be more accurately accomplished using the CU value. As defined in 2 herein, CU provides a comparison unit that takes into account different device V_H values for a given I_H test condition.

Step 4: Test each of the sample devices and record the data detailed in 6.

Step 5: Select out the devices with the highest and lowest values of CU or $Z_{\theta JX}$ and put the remaining devices aside. These two devices will be used to generate data needed to create thermal impedance curves.

The ΔV_F values can be used instead of CU or $Z_{\theta JX}$ if the measured values of V_H are very tightly grouped around the average value.

Step 6: Using the devices with the highest and lowest values from step 5, collect and plot the heating curve data for the two devices in a manner similar to the examples shown on figures 4086−B1 or 4086−B2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B

Step 7: Interpretation of the heating curves is the next step. Realizing that the thermal characteristics of identical chips should be the same if the t_H is equal to or less than the thermal time constant of the chip, the two curves should start out the same for the low values of t_H. Non-identical chips (thinner or smaller in cross section) will have completely different curves, even at the smaller values of t_H. As the value of t_H is increased, thereby exceeding the chip thermal constant, heat will have propagated through the chip into the chip attachment region. Since the heating curve devices of step 5 were specifically chosen for their difference, the curves of figures 4086−B1 and 4086−B2 diverge after t_H reaches a value where the chip attachment variance has an affect on the device T_J and $Z_{\theta JX}$ as best observed on figure 4086−B2 for a log-log plot. Increasing t_H further will eventually result in a flattening of the curve as the heating propagates in the device package and thermal impedance approaches the thermal resistance value of the device. If the device package has little thermal mass and is not well mounted to a good heat sink, the curve will not flatten very much, but will show a definite change in slope.


Step 8: Using the heating curve, select the appropriate value of t_H to correspond to the inflection point in the transition region between heat in the chip and heat in the package.

If there are several different elements in the heat flow path (the chip, die attachment material, substrate, substrate attach, and package for example in a hybrid), there will be several plateaus and transitions in the heating curve. An appropriate selection of t_H will optimize evaluation sensitivity to other attachment areas.

Step 9: Return to the apparatus and set t_H equal to the value determined from step 8.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B




NOTES:

1. The linear-log plot (not preferred) can provide tight resolution at long test times. The time period when the two curves (lower in blue best versus upper in red worst) are farthest apart is the best heating time to use for thermal impedance die bond testing. Note that since the range from 10 ms to 100 ms in this example are nearly parallel, any place in that region is acceptable; however, 10 ms to 30 ms results in faster testing so that would be the logical choice.
2. Both figures 4086−B1 and 4086−B2 are of the same data. See figure 4086−B2 for a log-log plot example.
3. The linear-log plot incorrectly leads one to believe that maximum void test sensitivity is available anywhere above 10ms. However, for short test pulse operation, the log-log plot is far superior.
4. While log-log plots are requested for use in the device specification sheet, linear-log plots may be substituted with approval of the Qualifying Activity.

FIGURE 4086−B1. Heating curves for two extreme devices (linear-log plot).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B



NOTES:

1. The log-log plot (preferred) illustrates the ability of short test pulses during thermal impedance testing to detect poor die bonds. The time period when the two curves (lower in blue best versus upper in red worst) are farthest apart is the best heating time to use for thermal impedance die bond testing. Note that since the range from 10 ms to 100 ms in this example are nearly parallel, any place in that region is acceptable; however, 10 ms to 30 ms results in faster testing so that would be the logical choice.
2. Both figures 4086-B1 and 4086-B2 are of the same data.
3. The log-log plot deals with resolution accuracy. Here the log-log plot makes it clear that you will lose resolution accuracy above 100 ms.
4. Each device construction design may have a different "sweet zone". For example, many double plug diodes are very near 10 ms for optimum heating times.

FIGURE 4086-B2. Heating curves for two extreme devices (log-log plot).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B

Step 10: Because the selected value of t_H is much less than that for thermal equilibrium, it is possible to significantly increase the P_H without degrading or destroying the device. The increased power dissipation within the DUT will result in higher ΔV_F or CU values that will make determination of acceptable and unacceptable devices much easier.

Step 11: The pass/fail limit, the cut-off point between acceptable and nonacceptable devices, can be established in a variety of ways:

a. Correlation to other chip attachment evaluation methods, such as die shear and X-ray. While these two methods have little actual value from a thermal point of view, they do represent standardization methods as described in various standards.

b. Maximum allowable junction temperature variations between devices. Since the relationship between ΔT_J and ΔV_F is about 0.5°C/mV for forward bias testing, or a measurable equivalent for Zener direction testing, the T_J spread between devices can be easily determined. The T_J predicts reliability. Conversely, the T_J spread necessary to meet the reliability projections can be translated to a ΔV_F or CU value for pass/fail criteria.

To fully utilize this approach, it will be necessary to calibrate the devices for exact value of the T_J to V_F characteristic. The characteristic's slope, commonly referred to as K factor, is easily measured on a sample basis using a voltmeter, environmental chamber, temperature monitor, and a power supply setup as described in appendix C herein. A simple set of equations yield the (T_J) once K and ΔV_F are known:

$$\Delta T_J = (K)\ (\Delta V_F)$$

$$T_J = T_A + \Delta T_J$$

Where T_A is the ambient or reference temperature. For thermal transient test conditions, temperature is usually equivalent to lead temperature (T_L) for axial lead devices or case temperature (T_C) for case mounted devices.

c. Statistically, from a 20 to 25 device sample, the distribution of ΔV_F or CU values should be a normal one with defective devices out of the normal range. Figure 4086-B3 shows a ΔV_F distribution for a sample lot of diodes.

NOTE: The left-hand side of the histogram envelope is fairly well defined, but the other side is greatly skewed to the right. This is because the left-hand side is constrained by the absolute best heat flow that can be obtained with a given chip assembly material and process unless a test method error is introduced. The other side has no such constraints because there is no limit as to how poorly a chip is mounted.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B




FIGURE 4086-B3. Typical ΔV_F (or $Z_{\theta JX}$) distribution with asymmetrical histogram distribution.

The usual rule of thumb in setting the maximum limit for ΔV_F, CU, or $Z_{\theta JX}$ is to use the distribution average value and three standard deviations (σ). For example:

$$|(\Delta V_F)|_{\text{high limit}} = \overline{\Delta V_F} + X\sigma$$

$$|(CU)|_{\text{high limit}} = \overline{CU} + X\sigma$$

$$|(Z_{\theta JX})|_{\text{high limit}} = \overline{Z}_{\theta JX} + X\sigma$$

Where X = 3 in most cases and $\overline{\Delta V_F}$, $\overline{\Delta CU}$, and $\overline{\Delta Z_{\theta JX}}$ are the average distribution values.

The statistical data required is obtained by testing 25 or more devices under the conditions of step 11.

The maximum limit determined from this approach should be correlated to the diode's specified thermal resistance. This will ensure that the ΔV_F or CU limits do not pass diodes that would fail the thermal resistance or transient thermal impedance requirements.

Step 12: Once the test conditions and pass/fail limit have been determined, it is necessary only to record this information for future testing requirements of the same device in the same package. It is also recommended that a minimum limit is established to ensure a test method error or other anomaly is investigated.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX B

Step 13: After the pass/fail limits are established, there shall be verification that they correlate to good and bad bonded devices or the electrical properties such as surge.

B.3 Summary of test procedure steps. The 13 steps listed above are summarized in table 4086-I.

TABLE 4086-I. Summary of test procedure steps.

General description		Steps	Comments
A	Initial setup	1 through 4	Approximate instrument settings to find variations among devices in 10-to-15-piece sample.
B	Heating curve generation	5 through 6	Using highest and lowest reading devices, generate heating curves.
C	Heating curve interpretation	7 through 9	Heating curve is used to find more appropriate value for t_H corresponding to heat in the chip attachment area (for some other desired interface in the heat flow path).
D	Final setup	10	Heating power applied during t_H is increased in order to improve measurement sensitivity to variations among devices.
E	Pass-fail determination	11 through 12	A variety of methods is available such as JEDEC JESD94 or JEDEC JEP148 for setting the fail limit; the statistical approach is the fastest and easiest to implement.
F	Verification	13	Mechanical / electrical correlation

B.4 Routine device thermal transient testing procedure. Once the proper control settings have been determined for a particular device type from a given manufacturing process or vendor, repeated testing of that device type simply requires that the same test conditions be used as previously determined.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX C

MEASUREMENT OF THE TSP

C.1 Measurement of the TSP. The calibration of V_F versus T_J is accomplished by monitoring V_F for the required value of I_M as the environmental temperature (and thus the DUT temperature) is varied by external heating. It is not required if the acceptance limit is ΔV_F (see 5.5.2), but is relevant to the other acceptance criteria (see 5.5.3 through 5.5.7). The magnitude of I_M shall be chosen so that V_F is a linearly decreasing function over the normal T_J range of the device. I_M shall be large enough to ensure that the device junction is turned on but not large enough to cause significant self-heating.

C.2 Example TSP measurement test circuit setup. An example TSP measurement test circuit setup is shown on figure 4086-C1.




FIGURE 4086-C1 Example TSP test circuit.

C.3 Example TSP measurement. An example of the measurement method using the measurement test setup of figure 4086-C1 is as follows: While using a small constant current I_M, decrease the starting value of V_F and increase the starting value of T_J.

Step 1: Measure V_{F1} at T_{J1} using I_M

Step 2: Decrease the starting value of V_F and vary the temperature of the controlled environment to influence T_J


Step 3: Measure V_{F2} at T_{J2} using I_M

Step 4: Calculate the value of the K using the equation of 3.3.

The resulting calibration curve is shown on figure 4086-C2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX C



NOTES:

1. When testing in the forward direction, I_M shall be large enough to overcome surface leakage effects but small enough not to cause significant self-heating.
2. When testing using the reverse (Zener) direction, I_{MZ} may also require adjustment to avoid a near zero TSP where the avalanche breakdown effects are offset by tunneling or field emission (see 5.4.d).
3. T_J is externally applied (e.g., via oven, liquid) environment.

FIGURE 4086-C2. Example calibration curve of V_F (or V_Z) versus T_J.

C.4 K factor.

C.4.1 K factor calculation. A calibration factor K (which is the reciprocal of the slope of the curve on figure 4086-C2) can be calculated using the K factor equation of 3.3.

C.4.2 Temperature considerations. It is required that the range of temperatures that K factor is measured over approximately correlates to the range of temperature used for thermal measurements. It is important to characterize the device at least once over a broad temperature range using increments of 25 °C as well as over several values of I_M. This is especially true for room ambient thermal resistance measurements where the recorded value can be deceptively lower when the device is operated close to its maximum T_J. Some devices, especially gold doped devices, can have a saturation current at these elevated temperatures that can overwhelm the I_M current. Characterization is required as it might reveal that a higher value of I_M will be needed.

C.4.3 Sample size considerations. It has been found experimentally that the K factor variation for all devices within a given device type class is small. The usual procedure is to perform a K factor calibration on a 10 to 12 piece sample from a device lot and determine the average value of K and standard deviation (σ). If σ is less than or equal to 3 percent of the average value of K, then the average value of K can be used for all devices within the lot. If σ is greater than 3 percent of the average value of K, then all the devices in the lot shall be calibrated and the individual values of K shall be used in determining device acceptance.

C.5 Alternative to using individual values of K. As an alternative to using individual values of K, the manufacturer may establish internal limits unique to their product that ensures atypical device removal from the population (lot-to-lot and within-the-lot). The manufacturer shall use statistical techniques to establish the limits to the satisfaction of the Government.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX D

BACKWARD t_{MD} PROJECTOR CALCULATION METHOD

D.1. Backward t_{md} projector calculation method. While the thermal impedance test method makes allowances for devices that have either magnetic or stored charge issues that hinder using delay times under 100 µs, this "backward projector calculation method" actually gives one method to make the allowance. Generally this correction is only needed for steady-state thermal impedance (a.k.a. thermal resistance) because it is thermal resistance that usually has a specification maximum. Short-pulse-width thermal impedance used for SPC purposes and for screening out poor die bond problems is just as effective regardless of the value of t_{MD} used. However, if absolute thermal impedance accuracy is required, then a minimum delay time is still required for correlation reference.

Figure 4086-D1 illustrates what a thermal impedance tester sees when a test is performed. The first reading (V_F) is always the easiest to take. The second reading (V_F) can be misled by ferromagnetic resonant delay, stored charge, etc. and must be delayed until the device has stabilized. When the device stabilized within the 100 µs t_{MD} period, no further compensation is required.

However, when a much longer t_{MD} is required to avoid the interference caused by magnetics and stored charge, the backward projector calculation method can be used.




FIGURE 4086-D1. Analysis of theta test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX D

D.2. The backward t_{MD} projector calculation.

D.2.1 Definitions. (Any units for t_{MD} and theta can be used, but be consistent throughout).

a. t_{MD} = Spec delay time for Theta (such as 70 µs when it otherwise cannot be measured directly).

b. t_{MD1} = Delay time that can be measured (such as 1000 µs) for Theta 1.

c. t_{MD2} = Forced 2nd delay = (approximately 2 to 3 times t_{MD1}) for Theta 2.

D.2.2 Constants.

$$c = (\text{Theta1} - \text{Theta2}) / [\text{SQRT}(t_{MD1}) - \text{SQRT}(t_{MD2})].$$

$$k = \text{Theta1} - c * \text{SQRT}(t_{MD1}).$$

Solve: $$\text{Theta}(t_{MD}) = k + c * \text{SQRT}(t_{MD}).$$

NOTE: For ideal Theta value, set t_{MD} = 0 in the equation, which yields the value of just k.

While it is possible to have a thermal impedance tester programmed to do this automatically, it is also possible to calculate a one-time correction factor that can be applied to the test limit and allow testing using t_{MD1} and theta1 to adjusted limits.

Calculate the correction factor for a given design and use it instead:

Factor = $\text{theta}(t_{MD}) / \text{theta1}$,

Factor = $[k + c * \text{SQRT}(t_{MD})] / [k + c * \text{SQRT}(t_{MD1})]$

So that the correct theta (t_{MD}) = measured theta1 at t_{MD1} * Factor.

Likewise, the new screening max theta1 limit using t_{MD1} becomes $\text{theta}(t_{MD}) / \text{Factor}$.


This "Factor" value can be used to apply to any one design (same chip, same package) using the same test setup conditions (I_H, I_M, V_{CE}, etc.) without the need to do any future re-calculations.

Figure 4086−D2 shows examples of a device that benefits immensely from the use of the backward t_{MD} projector (plus the same part with the "trouble maker" removed) and a device that doesn't require the "Projector" at all. Note that using the "Projector" for a device that does not require the "Projector" does not cause any error. The point is also made that the backward t_{MD} projector can work for any semiconductor device including bipolar transistors, field-effect transistors, and diodes:

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX D

D.3. Figure 4086-D2. This figure shows a device that is very much in need of correction. This particular example is for a rectifier but this "projector" method works equally well for diodes and bipolar transistors. The dashed line is the output of the "projector" where the value of t_{MD} is varied from zero out to t_{MD2}. The magnetic (due to steel cap) and stored charge perturbations end between 700 µs and 800 µs.



NOTE: Observe closely on the curve above that if the "projector" had not been used, e.g. t_{MD} = 50 µs had been used instead, a theta value less than 25 percent of the actual theta value would have been measured. The next measurement would have likely been erratic and your SPC charts would be plotting setup errors and not product integrity.


FIGURE 4086-D2. Theta versus t_{md}.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX D

D.4. Figure 4086-D3. This figure shows the identical device depicted above except that the steel cap, the cause of much of the magnetic perturbations, has been removed. The perturbations are quite natural since the current carrying terminals pass through the cap creating an artificial magnetic core in which to store energy.

This figure does show that other problems can cause unnatural oscillations (especially at these high currents) where error begins to creep in below 400 µs.




NOTE: The magnetic disturbances removed, there only remains the effects of stored charge and/or recovery delay in the thermal resistance tester as, in this case, the power source shall switch from I_H = 60 A to I_M = 50 mA.

FIGURE 4086-D3. Theta versus t_{md}.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX D

D.5. Figure 4086-D4. This figure shows a device that requires almost no correction at all. The plot shows measured thermal impedance essentially tracking with the "projector" plot. One of the reasons this device performs so well is that the test current is very low (1 A), the chip is very fast, and the case has very little magnetic influence.




NOTE: Knowing exactly how to select t_{MD1} and t_{MD2} is important. Note that t_{MD1} shall be selected just past the point where various perturbations occur and this can be accomplished by making "cooling plots" like the plots used for the figure above. For t_{MD2}, usually pick a value between 2 to 3 times t_{MD1}.

FIGURE 4086-D4. Theta versus t_{md}.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

APPENDIX D

D.6. Figure 4086-D5. A finite element analysis cooling plot, has been prepared for which the thermal resistance at t_{MD} = 0 is known by definition. This provides evidence that the "Projector" actually shows what is happening at t_{MD} = 0.



NOTES:

1. The selection of "odd" values of t_{MD1} and t_{MD2} is because these were provided by the computer. It can be seen that the FEA output (solid line) and the "Projector" overlay each other perfectly.
2. Be aware that when measuring thermal resistance, the "projector" works very easily with very little guess work. When used for pulsed thermal impedance, some error can creep in if t_{MD1} and/or t_{MD2} is selected carelessly. Again, be prepared with the appropriate cooling plot curve for a given semiconductor family.
3. It has always been believed that measuring theta at t_{MD} = 0 was impossible. With this method, it can be done.

FIGURE 4086-D5. Theta versus t_{md}.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4100 SERIES

Electrical Characteristics Tests For Microwave Diodes

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4101.3

CONVERSION LOSS

1. Purpose. The purpose of this test is to determine the ratio of the available RF input power to the available IF output power under specified conditions.

2. Test circuits. The following test circuits shall apply. (See figures 4101-1 through 4101-4).




FIGURE 4101-1. Test setup for incremental measurement.




FIGURE 4101-2. Output circuit for the incremental measurement.




FIGURE 4101-3. Test setup for heterodyne measurement.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4101-4. Test setup for modulation measurement.

2.1 Overall noise figure method. See figure 4121-1 of method 4121 for output noise ratio and test method 4126 for overall noise figure.

3. Procedure.

3.1 Test condition A (incremental). The equipment for this test is shown on figures 4101-1 and 4101-2. An expression for conversion loss is shown in the equation:

$$L = [\, G_b / \{\, 2P_o * (\Delta I / \Delta P)^2 \,\} \,] * [\, \{\, 4G_b * (\Delta I / \Delta V) \,\} / \{\, (G_b + \Delta I) / \Delta V \,\}^2 \,]$$

L = Conversion loss.

ΔI = Incremental change in current.

ΔP = Incremental change in power.

P_O = Average power ($P + 0.5\Delta P$).

$G_b = 1 / Z_M$

$\Delta I / \Delta V$ = IF conductance of diode under test.

IF conductance = $1 / Z_{if}$

The diode is loaded by the resistance $R_L + r_2$ that is adjusted to the specified load impedance (Z_m). $Z_m R_L$ is the dc load resistance; load resistance shall be specified. The current supplied by the battery balances out the diode current at some standard power level P, and makes the current in the microammeter zero. With a change in power ΔP, ΔI can be measured directly. With the injection of a small voltage (few millivolts) ΔV at P_o power level, ΔI can be directly measured. (This impedance can be measured by other means. See IF impedance, method 4116, Z_{if}.) These values can be inserted in the equation and the conversion loss can be calculated for the conditions of test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.2 Test condition B (heterodyne). A signal generator feeds signal power to the mixer that converts the power to the IF by beating with the local oscillator. The converted power is measured with an IF power meter. Both the available signal power from the generator at A, shown on figure 4101-3, and the increase in the available IF power at B shall be measured when the noise is applied, their ratio being the conversion loss.

3.3 Test condition C (modulation). The equipment for this test is shown on figure 4101-4. Conversion loss is given by the equation:

$$L = [\, 4n / (1 + n)^2 \,] * [\, (m^2 * P) / \{ G_b * (E_B)^2 \} \,]$$

m = modulation coefficient.

P = available power.

E_B = rms modulation voltage across load.

n = ratio of load conductance to IF conductance.

$G_b = 1 / Z_m$

To avoid measuring G_b for each unit, the factor is $4n / (1 + n)^2$ is assumed to be unity.

The error caused by this approximation is less than 0.5 dB and is in such a direction to make a unit with an extreme conductance seem worse.

$$L = (m^2 * P) / \{ G_b * (E_B)^2 \}$$

Since the modulation coefficient is difficult to measure, this equipment is calibrated with standard diodes measured by any absolute method.

$$L(dB) = 10\log \{ (m^2 * P) / G_b \} = 20\log E_B$$

A high impedance voltmeter can be used to measure 20 log E_B directly. The voltmeter is set on the 0.01 volt full scale, and the modulation voltage set so that the term 10 log(m^2p/G_p) is equal to 20.0 on the dB scale. To obtain this setting, the modulation is adjusted, so the voltmeter reading on the decibel scale is 20.0 minus the value of conversion loss for the standard diodes. This corresponds to a value of m of 1.58 percent for P = 1.0 mW and G_p = .0025 Ω. The conversion loss for unknown diodes is then 20.0 minus the reading of the output meter in decibels.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.4 Test condition D (overall-noise-figure). The overall-noise-figure method derives the conversion loss by known properties of the apparatus and is expressed by the equation:

$$\overline{F}_o = L * (N + \overline{F}_i - 1)$$

Where:

L = conversion loss of the mixer.

N = output noise ratio of the diode.

F_i = noise figure of the IF amplifier.

L is measured as described in method 4101 and N is measured as described in method 4121.

All terms are ratios.

4. Detail drawings. The following drawings, as applicable, are used in the performance of this test: JAN 103, 107, 124, 174, 233, 234, and 266; DESC D64100, C64169, D65019, C65042, D65084, C65101, C65017, and C66053.

5. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test condition (see 3).

b. Load impedance (Z_m) (see 3.1).

c. Local oscillator power (see 3.2).

d. Load resistance (R_L) (see 3.1).

e. Local oscillator frequency (see 3.2).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4102

MICROWAVE DIODE CAPACITANCE

1. Purpose. The purpose of this test is to measure the low frequency capacitance of a semiconductor diode. The capacitance is the small signal capacitance of the diode as measured in a defined test holder under specified bias conditions.

2. Test circuit. A bridge or meter should be used for the measurement. The specified signal level at the diode terminals, as measured with a suitable voltmeter, should be low enough so that a doubling of the level produces no measurable change in either the capacitance or shunt conductance of the diode. The test holder should be constructed so that the fringing capacitance is not altered by inserting the diode.

3. Procedure. The measurement shall be made at a specified frequency and bias voltage. A low frequency capacitance bridge or meter is used to measure the capacitance of the diode at a specified bias point. The effective case capacitance is measured in the same test holder as the diode. Junction capacitance may be determined by subtracting the effective case capacitance from the total measured capacitance.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Frequency (see 3).

b. Bias voltage (see 3).

c. Signal level at diode terminals (see 2).

d. Bias point (see 3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4106

DETECTOR POWER EFFICIENCY

1. Purpose. The purpose of this test is to measure the detector power efficiency.

2. Test circuit. See figure 4106-1.




FIGURE 4106-1. Test circuit for detector power efficiency.

3. Procedure. Resistor R_L and capacitor C_1 comprise the load circuit and shall be as specified. Resistor R_1, in conjunction with R_L, provides the specified bias current for the DUT. Capacitor C_2 provides RF bypass for the output current meter I_{DC}. The frequency and amplitude of the ac signal and the output impedance of the generator shall be as specified. The change in output current I_{dc} is measured when the ac signal is applied.

Then: Detector power efficiency = $[\{4 * (\Delta I_{DC})^2 * R_L * R_G\} / V^2 \text{ rms}] * 100$ percent

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Values for circuit components R_L and C_1 (see 3).

b. Bias current (see 2).

c. Frequency and amplitude of ac signal (see 3).

d. Impedance of signal generator (see 3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.


METHOD 4111.1

FIGURE OF MERIT (CURRENT SENSITIVITY)

1. Purpose. The purpose of this test is to measure the figure of merit of a semiconductor detector diode. The figure of merit is as follows:

$$M = (\beta * R_V) / SQRT [R_V + R_a]$$

2. Test circuit. The following test circuit shall apply. (See figure 4111-1).



NOTE: For power calibration.

FIGURE 4111-1. Test setup for figure of merit measurement.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. Procedure. The equipment for this test is shown on figure 4111-1. A continuous wave (cw) radio frequency (RF) signal is applied to the detector whose output short circuit current is measured and the short circuit current sensitivity (β) is computed. The figure of merit (M) is then determined from:

$$M = \beta * R_V \,/\, SQRT [R_V + R_a]$$

Approximate method:

$$M = 2 * \beta * SQRT [R_X] * \{ (1 + \tfrac{1}{2}\zeta) \,/\, SQRT [1 + \zeta] \}$$

Where:

$$\beta = i \,/\, P$$

and

i = short circuit diode current

P = power incident at the diode holder

Where:

$$R_X = 1 \,/\, SQRT [(R_1 + R_a) * (R_2 + R_a)]$$

and

R_1 = lower limit of video resistance

R_2 = upper limit of video resistance

R_a = equivalent amplifier noise generating resistance.

and where:

$(1 + \tfrac{1}{2}\zeta) \,/\, SQRT [1 + \zeta]$ is the correction factor

and:

$$\zeta = \{ (R_V + R_a) \,/\, R_X \} - 1$$

When the extreme values of the video resistance for a given diode type are known, it is possible to relate figure of merit to rectified current if other conditions are satisfied.

For all normal ranges of video resistance, the correction factor is very close to unity and an approximation:

$$M = 2 * \beta * SQRT [R_X]$$

therefore, the figure of merit (M) may be determined by measuring the rectified current under proper conditions.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test oscillator frequency (see 2).

b. Maximum permissible test oscillator power (see 2).

c. DC bias if supplied by an external source.

d. Ra, if other than 1,200Ω.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4116.1

INTERMEDIATE FREQUENCY (IF) IMPEDANCE

1. Purpose. The purpose of this test is to measure the real part of the impedance at the IF output terminals of the mixer diode under test.

2. Test circuit. The following test circuits shall apply. (See figures 4116-1 and 4116-2).




FIGURE 4116-1. AC method.



FIGURE 4116-2. Impedance bridge method.

3. Procedure. Since the IF resistance is the slope of the mixer diode's I-V characteristic under the specified test conditions, the requirement of any measuring technique is to measure the slope without affecting the operating characteristics of the DUT. At all times, the device holder RF input port should see a broadband match (minimum of two times IF frequency). The IF test frequency, local oscillator frequency, and power shall be specified.

3.1 Test condition A (ac). With equipment arranged as shown on figure 4116-1, a constant current ac generator is coupled to the diode under test. The dc and ac diode loads are arranged as specified and the ac current is set at a level low enough so that halving the level produces a change in the measured IF impedance of the diode of less than 5 percent. The IF impedance is calculated as follows:

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

$$Z_{if} = V / I$$

Where:

Z_{if} = diode IF impedance.
V = measured ac voltage.
I = ac current.

3.2 Test condition B (impedance bridge). The equipment is arranged as shown on figure 4116-2. The impedance bridge signal level is adjusted to a low level using the same criterion in 3.1. The diode IF impedance is determined from the impedance bridge.

4. Detail drawings. The following drawings, as applicable, are used in the performance of this test: JAN 107, 124, 174, 233, 234, and 266; DESC D64100, C64169, D65019, C65042, D65084, C65101, C65017, and C66053.

5. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Test condition (see 3).

b. Local oscillator frequency (see 3).

c. Local oscillator power or diode rectified current (see 3).

d. DC load resistance (see 3.1 and 3.2).

e. AC load impedance (see 3.1 and 3.2).

f. IF test frequency (see 3).

g. DC bias, if applicable.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4121.2

OUTPUT NOISE RATIO

1. Purpose. The purpose of this test is to measure the output noise ratio of a mixer diode. Since the output noise ratio is a measure of the excess noise generated by a mixer diode in its normal operating condition, the measurement should be in the appropriate standard holder.

2. Test circuit. The following test circuits shall apply. (See figures 4121−1 and 4121−2).



FIGURE 4121−1. Direct measurement method.




FIGURE 4121−2. Y-factor method.

3. Procedure.

3.1 Test condition A (direct measurement). In this method, the output noise ratio is determined by establishing a reference output reading on the output meter shown on figure 4121-1, with the diode operating under specified test conditions, then a resistor equal to the specified IF impedance of the diode is substituted for the diode. The resistor becomes noisy when the current passes from a noise diode (temperature limited diode). Value for noise resistor shall be specified. The current is adjusted to provide the reference output reading and the noise ratio is computed from the relationship:

$$N = \{ (e * I * R) / (2 * k * T_o) \} + 1 = (20 * I * R) + 1$$

Where:

T_o = +293°K ±5°K and I is the current of the noise diode in amperes.

R = the resistance of the noise resistor.

k = Boltzmann's constant (1.38×10^{-23} joules per °K).

e = the electronic charge (1.6×10^{-19} coulombs).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.2 Test condition B (computational). In this method, the output noise ratio is determined from the equation:

$$N = (\bar{F}_o / L) - \bar{F}_i + 1$$

Where:

$\bar{F}_o$ = overall receiver noise figure.

L = diode conversion loss.

$\bar{F}_i$ = noise figure of the IF amplifier.

All terms are ratios.

$\bar{F}_O$ and $\bar{F}_i$ are determined as described in test method 4126; L is determined as described in test method 4101.

3.3 Test condition C (Y-factor). In this method, the output noise ratio is determined by establishing a reference output reading on the output meter shown on figure 4121-2, with the diode operating under specified test conditions, then a resistor equal to the specified IF impedance of the diode is substituted for the diode by a switch in the Y-factor circuit. The output noise ratio is then determined from:

$$N = \bar{F}_i (Y - 1) + 1$$

Where:

$Y = N_{oc} / N_{or}$

N_{OC} is the reference output reading on the output meter with the diode connected to the circuit.

N_{or} is the output reading with the resistor connected to the circuit.

$\bar{F}_i$ is determined as described in method 4126.

All terms are ratios.

4. Detail drawings. The following drawings, as applicable, are used in the performance of this test: JAN 103, 107, 124, 174, 233, 234, and 266; DESC D64100, C64169, D65019, C65042, D65084, C65101, C65017 and C66053.

5. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test condition (see 3).

b. Local oscillator frequency (see 2).

c. Local oscillator power (see 2).

d. IF frequency (see 2).

e. Value for noise resistor (see 3.1).

f. DC bias, if applicable.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4126.2

OVERALL NOISE FIGURE AND NOISE FIGURE OF THE IF AMPLIFIER

1. Purpose. The purpose of this test is to measure the overall noise figure of a mixer diode and the noise figure of the associated IF amplifier. Since the noise figure of a network is defined as follows:

$$\bar{F}_O = \frac{\text{(available input signal power) / (available input noise power)}}{\text{(available output signal power) / (available output noise power)}}$$

It is necessary to measure the noise power that is actually delivered to the output termination. This measurement is divided by a similar measure of the output noise that would have been obtained if the network were noiseless and only transmitted the thermal noise of the input termination. In making noise figure measurements, the standard practice is to provide matched impedance at the signal and image frequencies and make suitable corrections (by calculations or appropriate filtering) to obtain an equivalent single-side-band noise figure. The noise figure obtained without a signal band-pass filter to eliminate the image-frequency band is commonly referred to as the double-side-band noise figure and is approximately 3 dB smaller than the single-side-band noise figure, depending on the exact transmission characteristics of the particular mixer. If a single-side-band noise figure is being measured directly, it is necessary to terminate the image resistively in a matched load (isolator) to avoid errors due to second-order effects. These second-order effects may arise from reflection of the image back into the mixer to give a larger or smaller than true value of noise figure, depending on the phase of the reflected image.

2. Apparatus. The apparatus shall be arranged as follows. (See figure 4126-1).




FIGURE 4126–1. Test setup for overall noise figure.

3. Procedure. When using test conditions A and C, the local oscillator frequency and power, IF, and excess noise ratio of noise source shall be specified.

3.1 Test condition A (dispersed-signal-source). A signal source with available power dispersed uniformly over the pass band of the network, and calibrated in terms of available power per unit bandwidth, is used to determine that portion of the output noise power that results from the input termination noise. Suitable dispersed-signal generators are thermionic-noise diodes, gas discharge tubes, resistors of known temperature, or an oscillator whose frequency is swept through the band at a uniform rate. Single-side-band noise figure is obtained by adding 3 dB to the measured (double-side-band) noise figure. At all times, the device holder rf input should see a broadband match (minimum of two times IF frequency).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3.2 Test condition B (computation). Assuming the IF amplifier noise figure is known, the overall noise figure can be computed as follows:

$$\bar{F}_O = L * (N + \bar{F}_i - 1)$$

Where:

L = diode conversion loss.

N = output noise ratio of the diode.

$\bar{F}_i$ = noise figure of the IF amplifier.

L is measured as described in test method 4101 and N is measured as described in test method 4121.

All terms are ratios.

3.3 Test condition C (IF amplifier noise figure). Resistors in the particular diode type cases are required, constructed so that when they are inserted in the standard holder (mixer), the output susceptance of the holder is approximately the same as when the diodes are inserted. A sufficient number of resistors should be used so that the output conductance of the standard holder may be finely varied over the specified maximum range for the diode type. A common junction (defining the mixer IF port) joins the holder to the IF amplifier and the noise (temperature-limited diode). The entire circuit, including the noise diode power supply and the current meters, shall be well shielded or filtered to avoid IF feedback. With the resistor in the holder, the IF amplifier gain is adjusted to give an output meter reference reading near full scale. Precise IF attenuation is then inserted, and the noise diode turned on and adjusted in emission to restore the output meter reference reading. The average (dc) noise anode current is then noted and used to compute the IF average noise figure from:

$$F_i = 1 + \{ eIR / [2kT_o (A - 1)] \} - T_a / T_o$$

$$F_i = 1 + \{ 20IR / (A - 1) \} - T_a / T_o$$

Where:

F_i = noise figure of the IF amplifier (power ratio).

e = electronic charge (1.6×10^{-19} coulombs).

k = Boltzmann's constant (1.38×10^{-23} joules per °K).

T_o = standard noise temperature (+293°K).

T_a = temperature of resistor (°K).

A = inserted IF attenuation (power ratio).

I = average (dc) noise diode current (amperes).

R = reciprocal of IF conductance (ohms).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test condition (see 3).

b. Local oscillator frequency (see 3).

c. Local oscillator power (see 3).

d. IF (see 3).

e. DC bias, if bias is supplied by an external source.

f. Excess noise ratio of noise source (see 3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4131.1

VIDEO RESISTANCE

1. Purpose. The purpose of this test is to measure the video resistance of the device. Video resistance shall be defined as the reciprocal of the slope of the current versus voltage characteristic curve at the operating point.

2. Test circuits. The test circuits shall be as follows. (See figures 4131-1 through 4131-4).




FIGURE 4131-1. Constant voltage method.




FIGURE 4131-2. Constant current method.




FIGURE 4131-3. Pulsed RF method.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4131-4. Continuous wave RF method.

3. Procedure. The measurement shall be made with the diode operating under the specified test conditions. The applied signal used and the instrument impedance shall be such that doubling or halving their value does not change the video impedance by more than ±5 percent.

3.1 Test condition A (constant voltage). Test equipment used is shown on figure 4131-1. A small specified ac signal is applied to the diode from a constant voltage source. Current is measured with a low resistance microammeter. R_V equals e/i.

3.2 Test condition B (constant current). Test equipment used is shown on figure 4131-2. A small specified ac current is passed through the diode from a constant current source. The voltage is measured across the device with a high impedance millivoltmeter. R_V equals e/i.

3.3 Test condition C (pulsed RF). Test equipment used is shown on figure 4131-3. A pulsed rf signal, as specified, is fed to the diode whose output is fed into the vertical amplifier of an oscilloscope. A resistor is placed in parallel with the device and varied to lower the rectified pulse to half its value. R_V equals the resistance required to halve the pulse. Bandwidth of vertical amplifier should be a minimum of two times the reciprocal of the pulse width.

3.4 Test condition D (continuous wave (cw) radio frequency (RF)). Test equipment used is shown on figure 4131-4. A specified cw RF signal is applied to the detector whose output open circuit rectified voltage is measured on a high impedance dc millivoltmeter. A resistor is placed in parallel with the device and varied to lower this voltage to half its initial value. R_V equals the resistance required to halve the voltage.

4. Summary. The following conditions shall be included in the applicable performance specification sheet or acquisition document:

a. Test condition (see 3).

b. Maximum signal voltage (see 3.1).

c. Maximum current (see 3.2).

d. Maximum power (see 3.3 and 3.4).

e. DC bias, if applicable.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4136.1

STANDING WAVE RATIO (SWR)

1. Purpose. The purpose of this test is to measure the SWR of the device at the local oscillator terminals. SWR shall be defined as the ratio of the maximum voltage (or current) to the minimum voltage (or current) along the transmission line between the device and the local oscillator terminals. The measurement shall be made with the diode operating under normal operating conditions.

2. Test circuits. The test circuits shall be as follows: (See figures 4136-1 and 4136-2).




FIGURE 4136-1. Slotted line method.




FIGURE 4136-2. Reflectometer method.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. Procedure.

3.1 Test condition A – slotted line. A slotted line is inserted between the device in its holder and the local oscillator, and the probe is moved to determine the maximum and minimum voltage or current points. To limit probe errors and keep the power in the slotted line section at a level high enough to operate the standing wave indicator and low enough to maintain small signal conditions, the normal signal generator and indicator connections to the slotted line as shown on figure 4136-1 should be interchanged. That is, the signal generator should be connected to the moving probe and the detector indicator should be connected to the slotted line section opposite the test diode holder.

a. The power source may be used without modulation if a sensitive galvanometer is substituted for the standing wave indicator (tuned voltmeter).

b. The dc load resistance is set to that specified.

c. Insert diode into test holder.

d. Adjust frequency and power level to those specified.

e. Move the probe in the slotted line until the standing wave indicator shows at voltage maximum (or current). Adjust the range switch and gain until an SWR of 1 is indicated.

f. Move the probe until a minimum is indicated.

g. Read the SWR directly at the minimum point.

3.2 Test condition B – reflectometer. A calibrated reflectometer is inserted between the device in its holder and the local oscillator; then the SWR is read, see figure 4136-2.

a. Adjust frequency and power level to those specified.

b. The dc load resistance is set to that specified.

c. Insert diode into the test holder.

d. The reflection coefficient and the SWR can be read directly.

NOTE: When this technique is used, the filter detector combination shall have an SWR < 1.2.

4. Summary. The following conditions shall be as specified in the applicable performance specification sheet or acquisition document:

a. Test condition (see 3).

b. DC load resistance (see 3.1 and 3.2).

c. Test frequency (see 3.1 and 3.2).

d. Power level (see 3.1 and 3.2).

e. Maximum voltage (or current), if applicable.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4141.1

BURNOUT BY REPETITIVE PULSING

1. Purpose. The purpose of this test is to determine the capabilities of the device to withstand repetitive pulses.

2. Test circuit. See figure 4141-1.




FIGURE 4141-1. Test setup for repetitive pulsing.

3. Procedure. This method shall be acceptable to determine the device capability to withstand repetitive pulses. The general method of measuring device capability to withstand burnout by repetitive pulsing is to apply the specified number of pulses to the DUT and then measure the specified electrical parameters. The pulse polarity shall be such as to cause the current to flow in the forward direction. When the maximum change in the specified electrical parameter is exceeded, the device shall have failed to meet this burnout test. The pulse generator source impedance shall be specified. While the device to be tested is not in the circuit, adjust the pulse generator output for the specified open-circuit pulse voltage, pulse width, and pulse repetition rate. Then insert the device in the circuit. The device shall be left in the circuit for a minimum specified time.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Pulse generator source impedance (see 3).

b. Pulse width (see 3).

c. Pulse voltage (see 3).

d. Pulse repetition rate (see 3).

e. Minimum time that the device is under test (see 3).

f. Polarity of applied pulse (see 3).

g. Minimum pulse energy per pulse absorbed by diode, if applicable.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4146.1

BURNOUT BY SINGLE PULSE

1. Purpose. The purpose of this test is to determine the capability of the device to withstand a single pulse.

2. Test circuit. The test circuit shall be as follows: (See figure 4146-1).




FIGURE 4146-1. Burnout by single pulse.

3. Procedure. The device shall be subjected to a pulse from the coaxial line shown on figure 4146-1. The line shall be charged with the specified voltage, and the contact shall be made by dropping the center conductor vertically from a height of 2 ±.05 inches (50.8 ±1.27 mm) above the contact position. The electrical and mechanical connection shall be such as to have a minimum effect on the free fall of the conductor. The polarity of the inner conductor with respect to the outer conductor shall be such as to cause the device current to flow in the forward direction or as specified.

4. Detail drawings. DSCC drawings B66054 and C66058 as applicable, are used to perform this test.

5. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test voltage (see 3).

b. Polarity, if required.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4151

RECTIFIED MICROWAVE DIODE CURRENT

1. Purpose. The purpose of this test is to measure the rectified microwave diode current under conditions for conversion loss.

2. Apparatus. The apparatus used for this test should be capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

3. Procedure. The rectified microwave diode current shall be measured under the conditions for conversion loss. The test shall be conducted in the mixer shown on the specified drawing under the conditions specified for the conversion loss test.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test apparatus (see 2).

b. Conversion loss test conditions (see 3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4200 SERIES

Electrical Characteristics Tests For Thyristors (Controlled Rectifiers)

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4201.2

HOLDING CURRENT

1. Purpose. The purpose of this test is to measure the holding current of the device under the specified conditions.

2. Test circuit. See figure 4201-1.




FIGURE 4201-1. Test circuit for holding current.

3. Procedure. The anode supply voltage is set at its specified value with resistance R_1 adjusted so that the initial forward current, I_{F1}, which flows when the device is triggered, equals the value specified. Switch SW is then momentarily closed to trigger the device and reopened. The initial current is quickly reduced to the specified test current I_{F2}. Then the specified gate bias condition is applied. The resistance R_1 is then gradually increased, until the device turns off. The value of forward current immediately prior to turn-off is the holding current.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Anode supply voltage, V_{AA}.

b. Initial forward current, I_{F1}.

c. Forward test current, I_{F2}.

d. Bias condition, gate to cathode, as applicable:

A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).

B: Resistance return (specify value of R_3).

C: Short-circuit.

D: Open-circuit.

e. Gate trigger source voltage, open circuit magnitude and pulse width.

f. Total gate trigger circuit resistance, R_2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.


METHOD 4206.1

FORWARD BLOCKING CURRENT

1. Purpose. The purpose of this test is to measure the forward blocking current under the specified conditions, using the dc method or the ac method, as applicable.

2. DC method.

2.1 Test circuit. R_1 shall be chosen to limit the current flow in the event the device switches to the on state. (See figure 4206-1).



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4206-1. Test circuit for forward blocking current (dc method).

2.2 Procedure. The supply voltage is adjusted to obtain the specified value of forward voltage across the device with the specified gate bias condition applied (see figure 4206-1). The forward blocking current is then read from the current meter.

2.3 Summary for DC method. The following conditions shall be specified in the applicable specification sheet:

a. DC method.

b. Test voltage.

c. Bias condition, gate-to-cathode, as applicable:

A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).

B: Resistance return (specify value of R_2).


C: Short-circuit.

D: Open-circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. AC method.

3.1 Test circuit. R_1 shall be chosen to limit the current flow in the event the device switches to the on state. D_1 and D_2 are diodes capable of blocking the peak value of the ac voltage supply. Peak reading techniques shall be used to measure the necessary parameters. (See figure 4206-2).



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4206-2. Test circuit for forward blocking current (ac method).

3.2 Procedure. The peak supply voltage is adjusted to obtain the specified peak forward voltage across the device with the specified gate bias condition applied (see figure 4206-2). The peak forward blocking current is then read from the current indicator. Voltage should be gradually applied to prevent turn-on of the device due to excessive dv/dt.

3.3 Summary for AC method. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. AC method.

b. Peak forward test voltage.

c. Frequency.

d. Bias condition, gate-to-cathode, as applicable:

A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).

B: Resistance return (specify value of R_2).

C: Short-circuit.

D: Open-circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.


METHOD 4211.1

REVERSE BLOCKING CURRENT

1. Purpose. The purpose of this test is to measure the reverse blocking current under the specified conditions, using the dc method or the ac method, as applicable.

2. DC method.

2.1 Test circuit. R_1 shall be chosen to limit the current flow in the event of the device goes into reverse breakdown.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the readings shall be corrected for the drop across the ammeter.

FIGURE 4211-1. Test circuit for reverse blocking current (dc method).

2.2 Procedure. The supply voltage is adjusted to obtain the specified value of reverse voltage across the device with the specified gate bias condition applied (see figure 4211-1). The reverse blocking current is then read from the current meter.

2.3 Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. DC method.

b. Test voltage.

c. Bias condition, gate-to-cathode, as applicable:

A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).

B: Resistance return (specify value of R_2).


C: Short-circuit.

D: Open-circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. AC method.

3.1 Test circuit. R_1 shall be chosen to limit the current flow in the event the device goes into reverse breakdown. D_1 and D_2 are diodes capable of blocking the peak value of the ac voltage supply. Peak reading techniques shall be used to measure the necessary parameters. (See figure 4211-2).



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4211-2. Test circuit for reverse blocking current (ac method).

3.2 Procedure. The peak supply voltage is adjusted to obtain the specified peak reverse voltage across the device with the specified gate bias condition applied (see figure 4211-2). The peak reverse blocking current is then read from the current indicator.

3.3 Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. AC method.

b. Peak reverse test voltage.

c. Frequency.

d. Bias condition, gate-to-cathode, as applicable:

A: Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).

B: Resistance return (specify value of R_2).

C: Short-circuit.

D: Open-circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4216

PULSE RESPONSE

1. Purpose. The purpose of this test is to measure the pulse response of the device under the specified conditions.

2. Test circuit. See figure 4216-1.




FIGURE 4216-1. Test circuit for pulse response.

3. Procedure. The pulse response of the device shall be measured in the circuit on figure 4216-1. R_2 is adjusted to permit the specified value of forward current to flow in the device being measured when it is the on-state. C, R_1, and the secured controlled rectifier, D_2, are used to switch off the device being measured. C shall be large enough to ensure that the device will turn off. R_1 limits the recurrent peak reverse current to below the rated value. The pulse repetition rate should be low enough to ensure that the anode-cathode voltage of the device being measured reaches the value of forward working voltage specified for the measurement.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Anode voltage (see 3).

b. Resistor R_2 (see 3).

c. Test current.

d. Repetition rate.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4219

REVERSE GATE CURRENT

1. Purpose. The purpose of this test is to measure the dc reverse gate current of the device at a specified reverse gate voltage.

2. Test circuit. R is chosen to limit the current in the event the reverse gate breakdown voltage is exceeded. (See figure 4219-1).



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4219-1. Test circuit for reverse gate current.

3. Procedure. Set the specified reverse gate voltage and read the reverse gate current.

4. Summary. The dc reverse gate voltage shall be specified in the applicable performance specification sheet or acquisition document:

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4221.1

GATE-TRIGGER VOLTAGE
OR
GATE-TRIGGER CURRENT

1. Purpose. The purpose of this test is to measure the dc gate-trigger voltage or dc gate-trigger current.

2. Test circuit. Care should be taken to minimize noise or spurious signals in the trigger circuit (see figure 4221-1).



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 4221-1. Test circuit for gate-trigger voltage or gate-trigger current.

3. Procedure. The anode voltage, V_2, is set to the specified value. The gate voltage, V_1, is slowly increased from zero. The gate-trigger current or gate-trigger voltage is read as the highest value achieved prior to a sharp decrease in anode voltage.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Anode voltage, V_2 (see 3).

b. Load resistance, R_L.

c. Equivalent gate circuit resistance, R_e (the resistance looking into the gate circuit from the DUT gate-to-cathode terminals).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4223

GATE-CONTROLLED TURN-ON TIME

1. Purpose. The purpose of this test method is to measure the time between initiation (10 percentage point) of gate pulse and the time at which the output pulse is at 90 percent of its final value.

2. Test circuit. The anode circuit loop L/R shall be >0.01 and <0.1 of the forward current rise time, t_r. The open-circuit, gate-voltage rise time shall be <0.1 of the delay time, t_d of the DUT. V_{AA} must have stabilized at its peak value prior to triggering the gate pulse generator. (See figures 4223-1 and 4223-2.)




FIGURE 4223-1. Test circuit for gate-controlled turn-on time.




FIGURE 4223-2. Waveforms, gate-controlled turn-on time.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. Procedure. Set the anode voltage pulse source and the gate conditions as specified. Adjust R_L to achieve the specified i_{FM}. The turn-on time is then read from the dual trace scope as shown on figure 4223-2.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Peak anode supply voltage, V_{AA}.

b. Peak forward current, i_{FM}.

c. Peak open-circuit, gate supply voltage, V_{GG}.

d. Gate pulse width, t_{p1}.

e. Equivalent gate-source resistance, R_e.

f. Minimum and maximum allowable di/dt of the forward current pulse.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4224

CIRCUIT-COMMUTATED TURN-OFF TIME

1. Purpose. The purpose of this test method is to measure the turn-off time of the device under the specified conditions.

2. Test circuit. (See figures 4224-1 and 4224-2).





FIGURE 4224-1. Circuit-commutated turn-off time waveforms.



NOTE: The simplified circuit diagram on figure 4224-2 illustrates the operating principles of a circuit used to generate the waveforms illustrated on figure 4224-1. For purposes of clarity, the circuit diagram utilizes current generators, ideal switches, and no provision for repetitive test cycles.

FIGURE 4224-2. Test circuit for circuit-commutated turn-off time.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. Test description. The test is performed by first causing the thyristor under test to conduct the specified on-state current at the specified thermal condition. This current is conducted for the specified time (a period long enough to establish carrier equilibrium). Next, the current is reversed through the thyristor at the specified rate (di/dt) by means of an externally applied reverse blocking voltage. The reverse current recovers stored charge from the anode and cathode junctions of the thyristor, allowing the thyristor to support the specified reverse blocking voltage. A further waiting time is required for the collector junction charges to recombine before the thyristor is capable of blocking forward voltage. Since this recombination cannot be observed directly, the test is performed by applying an off-state voltage at the specified rate of rise (dv/dt) after successively shorter waiting times until it is observed that the thyristor is unable to support the off-state voltage (without switching to the on-state). The thyristor current and voltage waveforms are illustrated on figure 4224-1.

4. Procedure.

a. S_2 and S_4 are closed simultaneously causing the thyristor under test to switch to the on-state and conduct the specified current i_{FM}; S_4 is then opened to disconnect the gate trigger supply R_1 and V_3.

b. After the specified on-state current duration, S_3 is closed to cause current reversal. The rate of current change (di/dt) is determined by L_1 and R_2. Diode D_2 prevents a commutation voltage transient when the thyristor under test begins to recover its reverse blocking capability. Diode D_1 shall have a longer reverse recovery time than the thyristor under test so that the reverse voltage appears across the thyristor under test.

c. The application of off-state voltage is initiated by closing S_1. The current I_1 completes the reverse recovery of D_1 and is then diverted to C_1. C_1 charges linearly with time at a rate equal to I_1/C_1 producing the required dv/dt illustrated on figure 4224-1. This voltage rises to a value equal to V_1 which is adjusted to the specified off-state voltage.

5. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. On-state current amplitude.

b. On-state current duration, t_{on}.

c. Commutation rate (di/dt) (the slope of the line from 50 percent of + peak to 50 percent of − peak).

d. Peak reverse voltage (maximum).

e. Reverse voltage at t_1 (minimum).

f. Operating temperature.

g. Test repetition rate.

h. Rate of rise of reapplied off-state voltage (dv/dt).

i. Off-state voltage.

j. Gate bias conditions (between gate trigger pulses):

(1) Gate-source voltage.

(2) Gate-source resistance.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4225

GATE-CONTROLLED TURN-OFF TIME

1. Purpose. The purpose of this test method is to measure the gate-controlled turn-off time of the device under the specified conditions.

2. Test circuit. The circuit used for the test is shown on figure 4225-1. The thyristor is turned on by the gate pulse delivered by the on pulse generator. On-state current is determined by the off-state supply voltage and the load resistor R_L.

After a predetermined time, a specified gate turn-off current is supplied to the gate terminal by the off pulse generator.

The storage time and fall time may be observed by means of an oscilloscope connected across the current sensing resistor.




FIGURE 4225-1. Gate turn-off test circuit.

Storage time is the time interval between the 10 percent point on the leading edge of the gate current off-pulse and the 90 percent point on the trailing edge on-state current waveform. Fall time is the time interval between the 90 percent and 10 percent points on the trailing edge of the on-state current waveform. Turn-off time is the sum of storage time and fall time. Typical waveforms are shown on figure 4225-2.




FIGURE 4225-2. Typical gate turn-off circuit waveforms.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. Test description. A turn-off thyristor can be switched from the on-state to the off-state with a control signal of appropriate polarity to the gate terminal. The delay and fall times of anode current during the turn-off of the thyristor are affected by gate trigger pulse variations and anode circuit conditions. This method establishes a test circuit and provision for measuring of critical test conditions.

4. Procedure.

a. Gate current or gate source voltage rise time shall not exceed 10 percent of the storage time interval.

b. Duty cycle should be chosen considering heating effects of switching power losses. Sufficient anode current off time of at least 10 times the off pulse width shall be allowed to ensure that the DUT remains turned off after the turn-off pulse ends.

c. The inductance of the anode circuit should be minimized to prevent anode voltage overshoot on turn-off.

5. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Off-state voltage.

b. On-state current.

c. Switching repetition rate.

d. Duty cycle (percent on-time).

e. Operating temperature (case or ambient).

f. Bias network (show circuit).

g. Gate turn-off current (peak); or gate source voltage and gate source resistance.

h. R_L.

i. Gate on pulse width and amplitude.

j. Gate off pulse width, amplitude, and delay time from gate on pulse.


Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4226.1

FORWARD ON VOLTAGE

1. Purpose. The purpose of this test method is to measure the voltage in the forward direction across the device under the specified conditions.

2. Test circuit. See figure 4226-1.



NOTE: When specified, switch SW_1 shall be used to provide pulses of short-duty cycle to minimize device heating. When pulsing techniques are used, other suitable peak-reading techniques shall be used to measure the necessary parameters, and the duty cycle and pulse width shall be specified.

FIGURE 4226-1. Test circuit for forward on voltage.

3. Procedure. The supply voltage is adjusted to obtain the specified value of forward current through the device with SW_1 and SW_2 closed. SW_2 shall be opened, and then the forward voltage is read when the forward current equals the specified value. When the specified test current is greater than 0.20 ampere, the voltage measuring probes shall be connected to the device inside of the current carrying connections. For axial lead devices, the voltage measuring probe(s) shall contact the lead(s) at a point .375 ±.062 inch (9.52 ±1.57 mm) from the case. For all other devices, the voltage shall be measured across the normal electrical connection points.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test current (see 3).

b. Duty cycle and pulse width when pulse techniques are to be used (see above note).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4231.2

EXPONENTIAL RATE OF VOLTAGE RISE

1. Purpose. The purpose of this test is to determine if the device is capable of blocking a forward voltage which is increasing at an exponential rate starting from zero without switching on in the forward direction.

2. Test circuit. R_2 is chosen to discharge C between cycles when SW is opened and R_L is a protective resistor chosen to limit the maximum device current if the device turns on during the voltage rise. Switch SW should have a closure time (including bounce) of not more than 0.1 T and be closed a minimum of 5 T (see figures 4231-1 and 4231-2).




FIGURE 4231-1. Test circuit for exponential rate of voltage rise.




FIGURE 4231-2. Waveforms across the DUT.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

3. Procedure. The voltage V_{AA} shall be adjusted to the specified value with switch SW open (see figure 4231-1). The resistor, R_1, shall be adjusted to achieve the specified rate of voltage rise, dv/dt, across the DUT with the specified gate bias condition applied. The rate of voltage rise is defined as shown on figure 4231-2. Close SW and monitor V_{FB} on the response detector. A device shall be considered a failure if V_{FB} does not rise to, and maintain, a value greater than the minimum specified forward-blocking voltage during the first 5 T of each voltage pulse after switch SW is closed.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Test voltage, V_{AA}.

b. Rate of voltage rise, dv/dt (see figure 4231-2).

c. Value of C and R_L.

d. Repetition rate.

e. Duration of test.

f. Minimum forward-blocking voltage, V_{FB}.

g. Test temperature.

h. Bias condition, gate-to-cathode, as applicable:

(1) Bias (specify V_{GG}, gate-to-cathode polarity, equivalent bias circuit resistance, R_e).

(2) Resistance return (specify value of R_3).

(3) Short-circuit.

(4) Open-circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

4300 SERIES

Electrical Characteristics Tests For Tunnel Diodes

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4301

JUNCTION CAPACITANCE

1. Purpose. The purpose of this test method is to determine the small signal junction capacitance of the tunnel diode under the specified conditions.

2. Test circuit. See figure 4301-1.




FIGURE 4301-1. Test circuit for junction capacitance.

3. Procedure. Since junction capacitance is a function of bias, it is necessary to specify the forward bias at which C_1 is to be determined. The true value of junction capacitance (at a given bias) is obtained by subtracting the capacitance of the diode package from the observed capacitance. Isolation of the dc power supply from the complex impedance bridge (see figure 4301-1) is affected by the R_1, L_1, C_2 branch of the circuit.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Values for the circuit elements R_1, C_1, C_2, L_1, and R_2.

b. Signal frequency.

c. Bias level.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4306.1

STATIC CHARACTERISTICS OF TUNNEL DIODES

1. Purpose. The purpose of this test method is to measure the static characteristics (V_p, V_v, I_p, I_v, V_{FP}, and R_d) of the tunnel diode under the specified conditions:

2. Test circuit. See figures 4306-1, 4306-2, and 4306-3.




FIGURE 4306-1. Test circuit for static characteristics of tunnel diodes (dc method).




FIGURE 4306-2. Test circuit for static characteristics of tunnel diodes (ac method).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4306-3. Typical tunnel diode forward characteristic.

3. Procedure.

a. For the measurement of the static characteristics by point-by-point method, the circuit of figure 4306-1 shall be used. Resistor, R_2, is small to obtain low voltage and low impedance. Resistor R_3 is a current measuring resistor. Resistor R_1 is much larger than R_2. To obtain a plot in the negative resistance region R_1 shall be less than the magnitude of the incremental negative resistance of the tunnel diode.

b. For the measurement of the static forward characteristics of the device by oscillographic means, the circuit shown on figure 4306-2 shall be used. The magnitude of R_1 shall be less than the magnitude of the incremental negative resistance of the tunnel diode. Resistance R_3 is a current measuring resistor and should be chosen to give a suitable CRO deflection. Since the negative resistance is represented by the inverse slope of the I_V curve between the peak and valley voltage points, its approximate value can be estimated from the curve. For a more accurate method for the measurement of the negative resistance see test method 4321.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Resistors R_1, R_2, and R_3 (see 3.a and 3.b).

b. Signal frequency (see 3.b).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4316

SERIES INDUCTANCE

1. Purpose. The purpose of this test is to measure the value of the small signal series inductance under the specified conditions.

2. Test circuit. See figure 4316-1.




FIGURE 4316-1. Test circuit for series inductance.

3. Procedure. The device shall be reverse biased for the series inductance measurement. A sufficiently high frequency signal shall be employed to emphasize the inductive reactance, but not high enough to allow any capacitive parasitics to short-circuit the device, thus precluding the determination of L_S. A recommended frequency device is one approximately 25 percent of the self-resonant frequency of the DUT. Isolation of the dc power supply from the complex impedance is accomplished by the choke, L_1, in conjunction with R_1, C_1, C_2, branch (see figure 4316-1).

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Values for circuit elements, R_1, L_1, C_1, and C_2.

b. Signal frequency.

c. Reverse bias at which L_S is measured.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4321.1

NEGATIVE RESISTANCE

1. Purpose. The purpose of this test method is to determine the magnitude of the negative resistance under the specified conditions.

2. Test circuit. The test circuits used for the test are shown on figures 4321-1 and 4321-2. Diode D_1 is a half wave rectifier. The magnitude of R_1 shall be less than the incremental negative resistance of the tunnel diode. Resistor R_3 is a current limiting resistor and should be chosen to give a suitable CRO deflection. Resistor R_4 is a variable resistor.




FIGURE 4321-1. Test circuit for negative resistance, short-circuit stable method.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.




FIGURE 4321-2. Test circuit for negative resistance, open-circuit stable method.

3. Procedure.

3.1 Short-circuit stable method. Shunt the tunnel diode, with a variable resistor R_4 (see figure 4321-1). Vary R_4 until the slope of the negative resistance appears horizontal (zero slope) on the curve trace. The shunting resistance R_4 is now equal to the magnitude of the negative resistance, R_d. ($R_4 = R_d$).

3.2 Open-circuit stable method. In series with the tunnel diode connect a variable resistor R_4 (see figure 4321-2). Vary R_4 until the slope in the negative resistance appears vertical (infinite slope) on the curve trace. The series resistance R_4 is now equal to the magnitude of the negative resistance, R_d. ($R_4 = R_d$).

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Source impedance, R_1.

b. Current sensing resistor, R_3.

c. Variable resistor, R_4.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4326

SERIES RESISTANCE

1. Purpose. The purpose of this test is to determine the series resistance of the device under the specified conditions.

2. Test circuit. See figure 4326-1.




FIGURE 4326-1. Test circuit for series resistance.

3. Procedure. The measurement of the series resistance shall be accomplished for the device when biased in the reverse direction (see figure 4326-1). The linearity of the ohmic region shall be assured and the value of the power dissipation shall be such that no error is introduced as a result of excessive diode heating. The slope of the linear portion of the reverse biased tunnel diode shall be sealed within a specified accuracy in the direct determination of the series resistance of the device.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Current sensing resistor R_3.

b. Reverse bias at which R_3 is to be measured.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

METHOD 4331

SWITCHING TIME

1. Purpose. The purpose of this test method is to measure the switching time of the tunnel diode under the specified conditions.

2. Test circuit. See figure 4331-1.




FIGURE 4331-1. Test circuit for switching time.

3. Procedure. A block diagram of the measuring circuit is shown on figure 4331-1. To perform the switching time measurement, it is necessary that the maximum generator current be greater than the diode peak current and that changes in generator current during measurement time be negligible compared to I_P. The oscilloscope input probe impedance shall be such that the current absorbed by the probe is at all times less than the peak current of the diode.

4. Summary. The following conditions shall be specified in the applicable performance specification sheet or acquisition document:

a. Generator current.

b. Repetition rate.

c. Rise time of oscilloscope.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

This page intentionally left blank.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.

CONCLUDING MATERIAL

Custodians:
Army − CR
Navy − SH
Air Force − 85
NASA − NA
DLA − CC

Review activities:
Army − AR, MI, SM
Navy − AS, CG, MC
Air Force − 19
Other − NRO

Preparing activity:
DLA − CC

Project: 5961−2026−025

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T07:34Z
Check the source to verify that this is the current version before use.