INCH-POUND

MIL-M-28787/168A(SH)
AMENDMENT 3
30 July 1991
SUPERSEDING
AMENDMENT 2
23 September 1983

MILITARY SPECIFICATION

MODULES, STANDARD ELECTRONIC

MEMORY, READ ONLY, PROGRAMMABLE, DIGITAL, KEY CODE GYC

This amendment forms a part of Military Specification MIL-M-28787/168A(EC), dated 21 July 1981, and is approved for use by the Naval Sea Systems Command, Department of the Navy, and is available for use by all Departments and Agencies of the Department of Defense

PAGE 5

* TABLE I, Test conditions T1-T32, Min columns Delete "5" (four places) and substitute "0" (four places)

* TABLE I, Test conditions W1-W6 and X1-X6, Max columns Delete "400" (eight places) and substitute "1000" (eight places)

TABLE I, Test conditions Z23-Z38, Max columns Delete "15" (four places) and substitute "20" (four places)

PAGE 6

3.6.8, delete and substitute the following

"3.6 8 Marking. Marking shall be as specified in MIL-STD-1389, and the module shall be marked with the military part number M28787/168-1 and as specified in the user's detailed module documents, except no marking shall interfere with heat dissipation from the fin (for example, affixing a label which may be a heat barrier)."

DISTRIBUTION STATEMENT A Approved for public release, distribution is unlimited

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.

PAGE 8

6 3, delete and substitute the following·

"6.3 Cross reference of classification Military specification MIL-M-28787/168 supersedes Department of the Navy, Naval Ordnance Systems Command Drawing No. 10001-2833654 Part number M28787/168-1 supersedes part numbers 2833654 and M28787/168 "

PAGE 23

FIGURE 10 Delete and substitute new figure 10 as printed on page 4 of this amendment

PAGE 25

FIGURE 11 Delete and substitute new figure 11 as printed on page 5 of this amendment

PAGE 37

FIGURE 15 Delete and substitute new figure 15 as printed on page 6 of this amendment

PAGE 50

FIGURE 19 Delete and substitute new figure 19 as printed on page 7 of this amendment

PAGE 53

FIGURE 20 Delete and substitute new figure 20 as printed on page 8 of this amendment

PAGES 59 AND 60

* TABLE XVII, Test conditions T1-T32, Min column Delete "5" (two places) and substitute "0" (two places)

PAGE 66

FIGURE 25 Delete and substitute new figure 25 as printed on page 9 of this amendment

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.

PAGE 68

* FIGURE 26, 'Address input' and 'Enable' waveforms, Low level Delete "0 6" (two places) and substitute "0 4" (two places)

PAGE 70

* TABLE XIX, Test conditions W1 through W6 and X1 through X6, Max column Delete "400" (one place) and substitute "1000" (one place)

PAGE 77

TABLE XXI, Test conditions Z23 through Z38, Max column Delete "15" and substitute "20"


NOTE: The margins of this amendment are marked with an asterisk or vertical lines to indicate where changes (additions, modifications, corrections, deletions) from the previous amendment were made This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous amendment

Preparing activity
Navy - SH

(Project 5963-N826)

Agent NW


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.



NOTES
1 R1 = 499Ω ± 1%, 1/8W
2 Order of testing 4 4.2 requires that this test be performed on unprogrammed modules If the outout state of an unprogrammed module is a high level, this test shall be omitted as a test requirement on unprogrammed modules only

FIGURE 10 V_{OUT} (low-loaded) test circuit for table V


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.



NOTE R1 = 2 74kΩ ± 1%, 1/8W

FIGURE 11 Input clamp diode voltage test circuit for table VI

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.




NOTES

1 The static address generator is used to select, in turn, each of the 256 address combinations For each address combination, each output is monitored separately at point "A" to verify that all outputs have the voltage level as specified in the user's detailed module document for an unprogrammed module If an output high level is specified, it shall be $\geq$ 2 4V, and if a low level is specified, it shall be $\leq$ 0 45V An individual module shall have either a high level or a low level for all address combinations

2 Load the output under test with a load as specified on figure 16

FIGURE 15 Output voltage (V_0) level (unprogrammed) test circuit for table X

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.




NOTES:

1. The static address generator is used to select, in turn, each of the 256 address combinations. For each address combination, the output is monitored at point "A" to verify the test pattern in table XIII. Output high level shall be $\geq$ 2.4V and output low level shall be $\leq$ 0.45V.
2. Adjust item P07 either as specified in the user's detailed module document or, if not specified, to 4.5V $\pm$ 1%.
3. Load the output under test either with the load specified in the user's detailed module document or, if not specified, with the load as specified on figure 16.
4. The purpose of notes 2 and 3 is to allow the user to select a V_{CC} voltage and a load current which will insure the PROM fuse link has been blown.

FIGURE 19. Functional test pattern test circuit for table XIV.


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.



NOTES
1 R1 = R2 = 51Ω ± 5%, 1W
2 Load the output under test with a load as specified on figure 16

FIGURE 20 Static output voltage (low-level and high-level) test circuit for table XV

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.



NOTES
1 V_{CC} = 4 5V ± 1% for test conditions V1 and V3
2. V_{CC} = 5.5V ± 1% for test conditions V2 and V4.
3 Load output under test with a load as specified on figure 16

FIGURE 25 Galloping read access pattern test circuit for table XVIII

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:24Z
Check the source to verify that this is the current version before use.