MILITARY SPECIFICATION

CIRCUIT CARD ASSEMBLY: 11834811 OUTPUT

This specification is approved for use by the U.S. Army Armament Research and Development Command (ARRADCOM), and is available for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 *Scope*. This specification establishes the requirements and quality assurance provisions for the Circuit Card Assembly: 11834811 Output, which is the A6 component of the M21 Ballistic Computer Unit, 11732400.

2. APPLICABLE DOCUMENTS

2.1 Issues of documents. The following documents of the issue in effect on date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-F-13926	Fire Control Materiel: General Specification Governing the Manufacture and Inspection of
MIL-I-45607	Inspection Equipment, Acquisition, Maintenance and Disposition of
MIL-STD-45662	Calibration System Requirements

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Commander, US Army Armament Research and Development Command, Attn. DRDAR-QA, Dover, New Jersey 07801 by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

FSC: 1220

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

STANDARDS

MILITARY

MIL-STD-105	Sampling Procedures and Tables for Inspection by Attributes
MIL-STD-810	Environmental Test Methods

DRAWINGS

ARRADCOM

11834811	Circuit Card Assembly: 11834811 Output

Inspection Equipment

11750202	Automatic Card and Unit, Test Set
11750423	Adapter, Computer Board - A6
11821457	Fixture Shock, Vertical and Horizontal Plane
11821458	Shock Adapter Plate Vib Horz-Vert Plane/ Shock-Z
11821500	Vibration/Shock Test Fixture - Computer
11821520	Automatic Test Assembly Central Processor Unit
11821854	Test Fixture Auto Card, Test Set, Computer, FAT

Packaging Data Sheet

P11834811	Packaging of Circuit Card Assembly: 11834811

(Copies of specifications, standards, drawings, and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer.)

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 Fabrication. The output circuit card assembly, herein refered to as the assembly, shall be manufactured in accordance with Drawing 11834811 and drawings pertaining thereto and, when assembled, shall meet the requirements of this specification. (See 4.5.1)

3.1.1 Signals. The assembly shall provide the following signals:

Signal Designation	Signal Nomenclature
a. BIT ENABLE 1	Bit enable one
b. - 1/R	Minus one over R
c. -D	Reticle deflection
d. D FEEDBACK OUT	Reticle position output
e. D DOT OUT	Reticle deflection rate
f. D PWR AMP	Reticle motor driver
g. R_x	Cant unit test signal
h. CRS2	Resolver stator two driver
i. -Epsilon	Superelevation
j. CRS1	Resolver stator one driver
k. ELEV	Output unit elevation
l. E FEEDBACK OUT	Output unit position output
m. E DOT OUT	Output unit rate
n. E PWR AMP 1	Output unit motor drive one
o. E PWR AMP 2	Output unit motor drive two

3.1.2 General specifications. The following provisions of MIL-F-13926 apply: (See 4.5.1)

a. Order of precedence
b. Dimensions and tolerances
c. Inorganic protective surface finishes
d. Part identification and marking
e. Workmanship

3.1.3 Ambient conditions. Standard ambient conditions shall be as follows:

a. Temperature	$73^{\circ} \pm 18^{\circ}F$
b. Relative humidity	50 percent $\pm$ 30 percent
c. Atmospheric pressure	28.5 + 2.0 -3.0 in. Hg.

3.2 First article. When specified (see 6.2), the contractor shall furnish sample units for first article inspection and approval (see 4.4 and 6.2).

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE I. Power, signal and logical sources.

Item	Conditions	Characteristics	Connections
1.0	Power Sources		Applied between the following pins and P1-13A (rtn):
1.1	15.000 vdc (+15V)	Tolerance: ± 0.150 vdc Ripple: 20 mv p-p max	P1-6A
1.2	-15.000 vdc (-15V)	Tolerance: ± 0.150 vdc Ripple: 20 mv p-p max	P1-21A
1.3	-10.000 vdc (-10V)	Tolerance: ±0.020 vdc Ripple: 5 mv p-p max	P1-25B
2.0	Signal Sources	As specified below 1/	Applied between the following pins and P1-13A (rtn):
2.1	AC REF 1	Sine wave, phase 1, 5.000 ± 0.010 vrms	P1-6B
2.2	AC REF 2	Sine wave, phase 2, 5.000 ± 0.010 vrms	P1-20B
2.3	MR1	See Figure 1	P1-19A
2.4	MR2	See Figure 1	P1-14B
2.5	Adjustable: 0 to 7 vdc	Ripple: 20 mv p-p max	P1-22A
2.6	Adjustable: -10 to +10 vdc	Ripple: 20 mv p-p max	P1-20A
3.0	Logical Sources	As specified below 2/	Applied between the following pins and P1-13A (rtn):
3.1	$\overline{BS}$ (BS BAR)	(Logical 1) 13.5 ± 0.5 vdc in series with 510 ohms ± 5% resistor (Logical 0) -15.0 ± 0.5 vdc in series with 10K ohms ± 5% resistor	P1-18A

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE I. Power, signal and logical sources. - Continued

Item	Conditions	Characteristics	Connections
3.2	$\overline{MT}$ (MT BAR)	(Logical 1) 13.5 ± 0.5 vdc in series with 510 ohms ± 5% resistor (Logical 0) -15.0 ± 0.5 vdc in series with 10K ohms ± 5% resistor	P1-15B
3.3	$\overline{BIT}$ (BIT BAR)	(Logical 1) 13.5 ± 0.5 vdc in series with 510 ohms ± 5% resistor (Logical 0) -15.0 ± 0.5 vdc in series with 10K ohms ± 5% resistor	P1-19B and P1-15A
3.4	BIT	Logical complement of item 3.3 with same characteristics	P1-16B
3.5	BIT ENABLE 2	(Logical 1) 14.0 ± 1.5 vdc (Logical 0) -14.0 ± 1.5 vdc	P1-22B

1/ a. Positive (+) magnitudes (phase 1 signals) shall be in phase ± 1.0° with item 2.3.
b. Negative (-) magnitudes (phase 2 signals) shall be in 180° ± 1.0° out of phase with item 2.3.

2/ Logical terms have a value of either one (1) or zero (0) as defined by the voltage levels in the characteristics column.

3.3 Performance. Unless otherwise specified, the assembly shall meet the performance requirements specified herein under standard ambient conditions of 3.1.3.

3.3.1 BIT ENABLE 1 output. With the power source (table I, item 1.2) applied and the logical inputs of table II applied, the output of P1-21B shall be as specified in table II. (See 4.6.2.1 and 4.6.3.1)


Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE II. BIT ENABLE 1

Item	Logical Inputs 1/			Outputs at P1-21B
	P1-17B (AS1)	P1-18B (AS2)	P1-2B (AS4)	
1	1	0	0	0.30 ± 0.20 vdc
2	0	1	0	0.30 ± 0.20 vdc
3	0	0	1	0.30 ± 0.20 vdc
4	0	0	0	-13.5 ± 1.5 vdc

1/ Logical 1 = 0.50 ± 0.10 vdc.
Logical 0 = -15.00 ± 0.15 vdc in series with 51K ± 5% resistor. Returns to P1-13A.

Source: https://assist.dla.mil -- Downloaded: 202640-23T02:43Z
Check the source to verify that this is the current version before use.



	Standard ambient	140° F	-25° F
V_1	15 ± 0.50 volts	15 ± 0.50 volts	15 ± 0.50 volts
V_2	-15 ± 0.50 volts	-15 ± 0.50 volts	-15 ± 0.50 volts
T_D	1 to 30 microsecond	1 to 30 microsecond	1 to 35 microsecond
T_R	0.5 to 5 microsecond	0.5 to 4 microsecond	1 to 6 microsecond
T_F	0.5 to 4 microsecond	0.5 to 4 microsecond	0.5 to 6 microsecond
F	400 ± 1 Hz	402 ± 2 Hz	398 ± 2 Hz

FIGURE 1. Master reference waveforms.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

3.3.2 -1/R output. With the power sources (table I, items 1.1, 1.2, 1.3) and the signal sources (table I, items 2.1 and 2.5) applied, the nominal output of P1-23A shall be described by the following transfer function: (See 4.6.2.2 and 4.6.3.2)

$$V_{23A} = \frac{(V_{25B} - 0.012) * V_{6B} * 0.0675}{V_{22A} + 0.0003}$$

Where:

a. V_{25B} is defined in table I, item 1.3

b. V_{6B} is defined in table I, item 2.1

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{23A} = 0.1000 * |V_{23A}|$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$0.4 < V_{23A} < 5.0 \text{ vrms}$$

3.3.3 -D output. With the power and logical sources (table I, items 1.1, 1.2, 2.2, 3.1, 3.2 and 3.3) applied, and the inputs (table III) applied, the nominal output of P1-7B shall be described by the following transfer function: (See 4.6.2.3 and 4.6.3.3)

$$V_{7B} = -0.50000 * (V_{4A} + V_{5B}) * SW1 - 1.00000 * V_{5A} * SW2 - 1.00000 * V_{12A} * SW3 - 0.00851 * V_{20B} + (0.01349 + 0.00677 * SW1 + 0.00677 * SW2 + 0.00677 * SW3) * V_{23A}$$

Where:

a. Terms SW1, SW2, and SW3 have the value of either 1 or 0 as defined by the logical expressions:

1. $SW1 = \overline{BIT}$

2. $SW2 = \overline{\overline{BIT} \text{ and } \overline{MT}}$

3. $SW3 = \overline{BIT} \text{ and } \overline{MT}$

b. V_{20B} is defined in table I, item 2.2.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE III. -D inputs.

Item	Input Signal	Pin Location 1/	Signal Limits
1	V_{4A}	P1-4A	0 to 7 vrms, phase 1 (+) or phase 2 (-)
2	V_{5B}	P1-5B	Same characteristics as item 1
3	V_{5A}	P1-5A	Same characteristics as item 1
4	V_{12A}	P1-12A	Same characteristics as item 1
5	V_{23A}	P1-23A	See 3.3.2

1/ Returns to P1-13A.

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{7B} = 0.0007 * (|V_{4A}| + |V_{5B}|) * SW1 + 0.0013 * |V_{5A}| * SW2 + 0.0013 * |V_{12A}| * SW3 + 0.0001 * |V_{20B}| + (0.0002 + 0.0001 * SW1 + 0.0001 * SW2 + 0.0001 * SW3) * |V_{23A}| + 0.001$$

When $\overline{BS}$ = Logical 0 the nominal output of P1-7B shall be described by the following transfer function:

$$V_{7B} = - 0.00851 * V_{20B} + 0.02711 * V_{23A}$$

The tolerance of the output when $\overline{BS}$ = Logical 0 shall be not greater than the value of the following equation:

$$\triangle V_{7B} = 0.0001 * |V_{20B}| + 0.00057 * |V_{23A}| + 0.001$$

Application of the transfer functions and the tolerance equations shall be valid within the following limit:

$$|V_{7B}| < 7 \text{ vrms}$$

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

3.3.4 D FEEDBACK OUT. With table I, items 1.1 and 1.2 applied, and the input V_{9A} (0 to 7 vrms, phase 1 (+) or phase 2 (-)) applied at P1-9A, the nominal output of P1-8A shall be described by the following transfer function: (See 4.6.2.4 and 4.6.3.4)

$$V_{8A} = 1.00000 * V_{9A}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{8A} = 0.0005 * |V_{9A}| + 0.001$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{8A}| < 7 \text{ vrms}$$

3.3.5 D DOT OUT output. With the power and signal sources (table I, items 1.1, 1.2, 2.3 and 2.4) applied, and the input V_{16A} (0 to 2.5 vrms phase 1 (+) or phase 2 (-)) applied at P1-16A, the nominal output of P1-25A (vdc) shall be described by the followinng transfer function: (See 4.6.2.5 and 4.6.3.5)

$$V_{25A} = - 4.4984 * V_{16A}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{25A} = 0.1795 * |V_{16A}| + 0.047$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{25A}| < 12 \text{ vdc}$$

TABLE IV. D PWR AMP inputs.

Item	Input Signal	Pin Location 1/	Signal Limits
1	V_{7B}	P1-7B	See 3.3.3
2	V_{9A}	P1-9A	See 3.3.4
3	V_{16A}	P1-16A	0 to 7 vrms, phase 1 (+) or phase 2 (-)

1/ Returns to P1-13A.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

3.3.6 D PWR AMP output. With power sources (table I, items 1.1 and 1.2) applied and the inputs (table IV) applied, the nominal output of P1-24A shall be described by the following transfer function: (See 4.6.2.6 and 4.6.3.6)

$$V_{24A} = 34.165 * V_{7B} + 23.335 * V_{9A} - 1.708 * V_{16A}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{24A} = 0.0419 * |V_{24A}| + 0.0171 * |V_{7B}| + 0.0233 * |V_{9A}| + 0.1800 * |V_{16A}| + 0.02$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{24A}| < 20 \text{ v peak to peak (p-p)}$$

3.3.7 R_x output. With power source (table I, item 2.2) applied and logical sources (table I, items 3.3, 3.4 and 3.5) applied, the nominal output of P1-23B shall be described by the following transfer function: (See 4.6.2.7 and 4.6.3.7)

$$V_{23B} = 1.0000 * V_{20B} * SW4$$

Where:

a. Term SW4 has the value of either 1 or 0 as defined by the logical expression:

SW4 = BIT and BIT ENABLE 2

The tolerance of the output shall be not greater than the value of the following equation:

a. For conditions other than BIT = Logical 1 and BIT ENABLE 2 = Logical 0

$$\triangle V_{23B} = 0.0006 * V_{20B} * SW4 + 0.001$$

b. For the condition when BIT = Logical 1 and BIT ENABLE 2 = Logical 0

$$\triangle V_{23B} = 0.0015 * V_{20B} * SW4 + 0.01$$

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

3.3.8 CRS2 output. With power sources (table I, items 1.1 and 1.2) applied and the inputs (table V) applied, the nominal output of P1-8B shall be described by the following transfer function: (See 4.6.2.8 and 4.6.3.8)

$$V_{8B} = -49.900 * (V_{4B} + V_{5A}) - 12.475 * V_{23B}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{8B} = 0.004 * |V_{8B}| + 0.025 * (|V_{4B}| + |V_{5A}|) + 0.006 * |V_{23B}| + 0.002$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{8B}| < 7 \text{ vrms}$$

TABLE V. CRS2 inputs.

Item	Input Signal	Pin Location 1/	Signal Limits
1	V_{4B}	P1-4B	0 to 7 vrms phase 1 (+) or phase 2 (-)
2	V_{5A}	P1-5A	Same characteristics as item 1
3	V_{23B}	P1-23B	See 3.3.7

1/ Returns to P1-13A.

3.3.9 -Epsilon output. With the power and signal sources (table I, items 1.1, 1.2 and 2.1) applied and the input V_{1B} (0 to 7 vrms, phase 1 (+) or phase 2(-)) applied at P1-1B, the nominal output of P1-3B shall be described by the following transfer function: (See 4.6.2.9 and 4.6.3.9)

$$V_{3B} = -1.00000 * V_{1B}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{3B} = 0.0010 * |V_{1B}| + 0.001$$

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{3B}| < 7 \text{ vrms}$$

3.3.10 CRS1 output. With the power sources (table I, items 1.1 and 1.2) applied, and the inputs (table VI) applied, the nominal output of P1-10B shall be described by the following transfer function: (See 4.6.2.10 and 4.6.3.10)

$$V_{10B} = -49.900 * (V_{3B} + V_{9B}) - 12.475 * V_{23B}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{10B} = 0.004 * |V_{10B}| + 0.025 * (|V_{3B}| + |V_{9B}|) + 0.006 * |V_{23B}| + 0.002$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{10B}| < 7 \text{ vrms}$$

TABLE VI. CRS1 inputs.

Item	Input Signal	Pin Location 1/	Signal Limits
1	V_{3B}	P1-3B	See 3.3.9
2	V_{9B}	P1-9B	0 to 7 vrms phase 1 (+) or phase 2 (-)
3	V_{23B}	P1-23B	See 3.3.7

1/ Returns to P1-13A.

3.3.11 ELEV output. With power and logical sources (table I, items 1.1, 1.2 , 2.1, 3.1, 3.2 and 3.3) applied, and the inputs (table VII) applied, the nominal output of P1-11B shall be described by the following transfer function: (See 4.6.2.11 and 4.6.3.11)

$$V_{11B} = -0.50000 * (V_{1A} + V_{3A}) * SW6 - 1.00000 * V_{3B} * SW7 - 1.00000 * V_{2A} * SW8 - 0.02839 * V_{23A} - 0.00957 * V_{6B}$$

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

Where:

a. Terms SW6, SW7 and SW8 have the value of either 1 or 0 as defined by the logical expressions:

1. SW6 = $\overline{BS}$ and $\overline{BIT}$

2. SW7 = $\overline{BS}$ and $\overline{\overline{BIT} \text{ and } \overline{MT}}$

3. SW8 = $\overline{BS}$ and $\overline{BIT}$ and $\overline{MT}$

b. V_{6B} is defined in table I, item 2.1.

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{11B} = 0.0005 * |V_{11B}| + 0.0004 * (|V_{1A}| + |V_{3A}|) * SW6 + 0.0008 * |V_{3B}| * SW7 + 0.0008 * |V_{2A}| * SW8 + 0.0001 * |V_{23A}| + 0.0003 * |V_{6B}| + 0.001$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{11B}| < 5 \text{ vrms}$$

TABLE VII. ELEV inputs.

Item	Input Signal	Pin Location 1/	Signal Limits
1	V_{1A}	P1-1A	0 to 7 vrms, phase 1 (+) or phase 2 (-)
2	V_{3A}	P1-3A	Same characteristics as item 1
3	V_{3B}	P1-3B	See 3.3.9
4	V_{2A}	P1-2A	Same characteristics as item 1
5	V_{23A}	P1-23A	See 3.3.2

1/ Returns to P1-13A.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

3.3.12 E FEEDBACK OUT output. With the power source (table I items 1.1 and 1.2) applied, and the input V_{7A} (0 to 7 vrms, phase 1 (+) or phase 2 (-)) applied at P1-7A, the nominal output of P1-10A shall be described by the following transfer function: (See 4.6.2.12 and 4.6.3.12)

$$V_{10A} = 1.7239 * V_{7A}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{10A} = 0.0007 * |V_{7A}| + 0.001$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{10A}| < 7 \text{ vrms}$$

3.3.13 E DOT OUT output. With power sources (table I, items 1.1 and 1.2) applied, and the signal source (table I, item 2.6) applied , the nominal output of P1-24B (vdc) shall be described by the following transfer function: (See 4.6.2.13 and 4.6.3.13)

$$V_{24B} = - 0.324 * V_{20A}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{24B} = 0.0064 * |V_{20A}| + 0.003$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{24B}| < 10 \text{ vdc}$$

3.3.14 E PWR AMP 1 output. With power sources (table I, items 1.1 and 1.2) applied, and the inputs (table VIII) applied, the nominal output of P1-11A (vdc) shall be described by the following function: (See 4.6.2.14 and 4.6.3.14)

$$V_{11A} = 1.81 * V_{20A} + 302.4 * (1.7239 * V_{7A} + V_{11B})$$

Source: https://assist.dla.mil -- Downloaded: 202640-23T02:43Z
Check the source to verify that this is the currentversion before use.

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{11A} = 0.01 * |V_{11A}| + 17.3 * (|1.7239 * V_{7A} + V_{11B}|) + 0.153 * |V_{11B}| + 0.480 * |V_{7A}| + 0.054 * |V_{20A}| + 0.238$$

Application of the transfer function and the tolerance equation shall be valid within following limit:

$$|V_{11A}| < 12 \text{ vdc}$$

TABLE VIII. E PWR AMP 1 inputs.

Item	Input Signal	Pin Location 1/	Signal Limits
1	V_{7A}	P1-7A	See 3.3.12
2	V_{20A}	P1-20A	See 3.3.13
3	V_{11B}	P1-11B	See 3.3.11

1/ Returns to P1-13A.

3.3.15 E PWR AMP 2 output. With power sources (table I, items 1.1 and 1.2) applied, and the input V_{11A} (see 3.3.14) applied at P1-11A, the nominal output of P1-14A (vdc) shall be described by the following transfer function: (See 4.6.2.15 and 4.6.3.15)

$$V_{14A} = -1.000 * V_{11A}$$

The tolerance of the output shall be not greater than the value of the following equation:

$$\triangle V_{14A} = 0.02 * |V_{11A}| + 0.004$$

Application of the transfer function and the tolerance equation shall be valid within the following limit:

$$|V_{14A}| < 12 \text{ vdc}$$

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

3.4 Environmental.

3.4.1 Shock. The assembly shall be capable of operating as specified herein after exposure under the conditions of 3.1.3 to three half sine wave shock pulses of 40 ± 4 gravity units (g) for a duration of 18 ± 3 milliseconds (msec) applied in each direction along three mutally perpendicular axes. In addition, the assembly shall be capable of withstanding three half sine wave shock pulses of 100.0 ± 10.0 g for a duration of 1.5 ± 0.2 msec applied in each direction along three mutually perpendicular axes. (See 4.6.4.1)

3.4.2 Vibration. The assembly shall be capable of operating as specified after exposure under the conditions of 3.1.3 to the vibration profile of figure 2. Duration of exposure shall be not less than 80 minutes in each of three mutually perpendicular axes. (See 4.6.4.2)

3.4.3 Operating temperature. The assembly shall be capable of operating as specified herein over the operating temperature range of -25°F to +140°F. (See 4.6.4.3, 4.6.4.4 and 4.6.4.5)

3.4.4 Storage temperature. The assembly shall be capable of operating as specified herein after exposure to storage temperatures ranging from -65°F to +160°F. (See 4.6.4.3, 4.6.4.4 and 4.6.4.5)

4. QUALITY ASSURANCE PROVISIONS

4.1 Responsibility for inspection. Unless otherwise specified in the contract, the contractor is responsible for the performance of all inspection requirements as specified herein. Execpt as otherwise specified in the contract, the contractor may use his own or any other facilities suitable for the performance of the inspection requirements specified herein, unless disapproved by the Government. The Government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

4.2 Classification of inspections. The inspection requirements specified herein are classified as follows:

1. First article inspection (See 4.4).
2. Quality conformance inspection (See 4.5).

4.3 Inspection conditions. Unless otherwise specified, all inspections shall be performed in accordance with the quality assurance provisions of MIL-F-13926 and the conditions of 3.1.3.

Source: https://assist.dla.mil -- Downloaded: 202640-23T02:43Z
Check the source to verify that this is the currentversion before use.

4.4 First article. The requirements for first article approval and the designation of responsibility to either the Government or contractor for the performance of first article inspection shall be specified in the contract.

4.4.1 Sample. The sample shall be three assemblies selected at random by the Government representative from the first fifteen production assemblies.

4.4.2 Inspection. The sample shall be subjected to the inspection procedures of tables IX, X and XI.

4.4.3 Failures. Failure of any assembly to meet any requirement shall be cause for refusal to grant approval. The Government reserves the right to terminate first article inspection upon any failure of any assembly to comply with any stated requirement.

4.4.4 Responsibility. The contractor, whether or not responsible, shall inspect the sample for conformance to all contractual requirements and shall submit a record of this inspection with the sample and certificates of conformance for materials. The Government reserves the right to witness inspections performed by the contractor.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.




FIGURE 2. Vibration profile.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE IX. Performance tests.

Item	Characteristic	Requirement	Test Procedure
101	BIT ENABLE 1 output	3.3.1	4.6.2.1 or 4.6.3.1
102	-1/R output	3.3.2	4.6.2.2 or 4.6.3.2
103	-D output	3.3.3	4.6.2.3 or 4.6.3.3
104	D FEEDBACK output	3.3.4	4.6.2.4 or 4.6.3.4
105	D PWR AMP output	3.3.5	4.6.2.5 or 4.6.3.5
106	D DOT OUT output	3.3.6	4.6.2.6 or 4.6.3.6
107	R_X output	3.3.7	4.6.2.7 or 4.6.3.7
108	CRS2 output	3.3.8	4.6.2.8 or 4.6.3.8
109	-Epsilon output	3.3.9	4.6.2.9 or 4.6.3.9
110	CRS1 output	3.3.10	4.6.2.10 or 4.6.3.10
111	ELEV output	3.3.11	4.6.2.11 or 4.6.3.11
112	E FEEDBACK OUT output	3.3.12	4.6.2.12 or 4.6.3.12
113	E DOT OUT output	3.3.13	4.6.2.13 or 4.6.3.13
114	E PWR AMP 1 output	3.3.14	4.6.2.14 or 4.6.3.14
115	E PWR AMP 2 output	3.3.15	4.6.2.15 or 4.6.3.15

TABLE X. General tests.

Item	Characteristic	Requirement	Test Procedure
301	Fabrication	3.1	Applicable drawings - Visual
302	General Specification	3.1.2	MIL-F-13926 - Visual

TABLE XI. Environmental tests.

Item	Characteristic	Requirement	Test Procedure
303	Shock	3.4.1	4.6.4.1
304	Vibration	3.4.2	4.6.4.2
305	High temperature	3.4.3 and 3.4.4	4.6.4.3
306	Low temperature	3.4.3 and 3.4.4	4.6.4.4
307	Temperature cycling	3.4.3 and 3.4.4	4.6.4.5

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

4.5 Quality conformance inspection

4.5.1 Procurement conditions. The following inspection plans shall apply where the assembly is procured for use as a:

Use	Plan
a. Logistics spare assembly apart from the next higher assembly	A and C
b. Component assembly of the next higher assembly	B and C

4.5.2 Inspection plan A.

4.5.2.1 General sample and tests. One assembly, as a control sample, shall be selected at random by the Government representative from each 100 assemblies produced and shall be subjected to all the tests in table X.

4.5.2.2 Environmental sample and tests. Three assemblies, as a control sample, shall be selected at random by the Government representative from each 50 assemblies produced or from each month's production, whichever occurs first. All the tests in table XI shall be applied separately to each assembly in the sample.

4.5.2.3 Acceptance. Where any one assembly of either sample fails to meet any specified requirement, the lot shall be rejected. Rejected lots shall be subject to the provisions of MIL-STD-105.

4.5.3 Inspection plan B.

4.5.3.1 Sample and tests. The sample shall be selected by the Government representative in accordance with the provisions of MIL-STD-105. All the tests in table X and only the test of item 307 in table XI shall be applied.

4.5.3.2 Acceptance. Acceptance and rejection shall be in accordance with MIL-STD-105.

4.5.4 Inspection plan C.

4.5.4.1 Sample and tests. Each assembly in every lot shall be subjected to all the tests in table IX and shall be examined visually for completeness, improper assembly and evidence of poor workmanship.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

4.5.4.2 Acceptance. Where any one assembly fails to meet any specified requirement, the defective assembly shall be removed from the lot and resubmitted only after all defects have been corrected.

4.5.5 Inspection equipment. Unless otherwise specified in the contract, the contractor shall supply, maintain and calibrate inspection equipment in accordance with the provisions of MIL-I-45607 and MIL-STD-45662.

4.5.6 Packaging inspection. The sampling and inspection of the preservation - packaging, packing and container marking shall be in accordance with the provisions of packaging data sheet P11834811.

4.6 Methods of inspection.

4.6.1 Test equipment.

a. Where the assembly is procured as a component of the next higher assembly, the test equipment in table XII and the procedures of 4.6.2 and 4.6.4 shall be used to perform the required tests.

b. Where the assembly is procured apart from the next higher assembly, the test procedures and equipment of 4.6.3 and suitable equipment and procedures of 4.6.4 shall be used to perform the required tests.

4.6.1.2 Voltage measurement. The ac voltage measurements refer to the in-phase component of the fundamental with MR1 (table I, item 2.3) as the phase reference. Use synchronous demodulator to measure all ac signal inputs and outputs except MR1 and MR2.

TABLE XII. Test equipment.

Item	Part Number	Nomenclature
1	11750202	Automatic Card and Unit, Test Set
2	11750423	Adapter, Computer Board - A6
3	11821457	Fixture Shock, Vertical and Horizontal Plane
4	11821458	Shock Adapter Plate Vib Horz-Vert Plane/Shock-Z
5	11821500	Vibration/Shock Test Fixture - Computer
6	11821520	Automatic Test Assembly Central Processor Unit
7	11821854	Test Fixture Auto Card, Test Set, Computer, FAT

Source: https://assist.dla.mil -- Downloaded: 202640-23T02:43Z
Check the source to verify that this is the currentversion before use.

4.6.2 Peformance tests - component procurement.

4.6.2.1 BIT ENABLE 1 output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.1.

4.6.2.2 -1/R output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.2.

4.6.2.3 -D output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.3.

4.6.2.4 D FEEDBACK output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.4.

4.6.2.5 D PWR AMP output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.5.

4.6.2.6 D DOT OUT output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.6.

4.6.2.7 R_x output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.7.

4.6.2.8 CRS2 output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.8.

4.6.2.9 -Epsilon output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.9.

4.6.2.10 CRS1 output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.10.

4.6.2.11 ELEV output. Use items 1 2 and 6 of table XII to determine compliance with 3.3.11.

4.6.2.12 E FEEDBACK OUT output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.12.

4.6.2.13 E DOT OUT output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.13.

4.6.2.14 E PWR AMP 1 output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.14.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

4.6.2 15 E PWR AMP 2 output. Use items 1, 2 and 6 of table XII to determine compliance with 3.3.15.

4.6.3 Performance tests - spare procurement.

4.6.3.1 BIT ENABLE 1 output. Connect the assembly in accordance with figure 3. For each logical state of table XIII, measure V_{2B}, V_{17B}, V_{18B}, V_{21A} and V_{21B} to verify compliance with table II.

TABLE XIII. BIT ENABLE 1 output tests.

Logical State	S1	S2	S3	Table II
1	CLOSED	OPEN	OPEN	item 1
2	OPEN	CLOSED	OPEN	item 2
3	OPEN	OPEN	CLOSED	item 3
4	OPEN	OPEN	OPEN	item 4

4.6.3.2 -1/R output. Apply the power sources specified in 3.3.2. Measure V_{6B}, V_{22A} and V_{25B} to calculate V_{23A} and $\triangle V_{23A}$ using the transfer function equations specified in 3.3.2. Measure the resulting V_{23} and verify it is within the range of its calculated value $\pm \triangle V_{23A}$ for each input conditions of table XIV. Adjust V_{22A} to establish V_{23A} at 1.000 $\pm$ 0.100 vrms phase 2 and proceed with the test.




FIGURE 3. BIT ENABLE 1 test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE XIV. 1/R output tests.

Input Condition	V_{22A} (Ro (Dc)) (item 2.6, table I)
1	1.000 ± 0.250 vdc
2	2.250 ± 0.250 vdc
3	4.500 ± 0.250 vdc

4.6.3.3 D FEEDBACK OUT output. Measure V_{9A} to calculate V_{8A} and $\triangle V_{8A}$ using the transfer function equations specified in 3.3.4. Measure the resulting V_{8A} and verify it is within the range of its calculated value $\pm \triangle V_{8A}$ for each input condition of table XV. Establish input condition 1 and proceed with the test.

TABLE XV. D FEEDBACK out output tests.

Input Condition	V_{9A} (D FEEDBACK in)
1	1 000 ± 0.250 vrms phase 1
2	3.500 ± 0.250 vrms phase 1
3	6.000 ± 0.250 vrms phase 1

4.6.3 4 -D output. For each test of table XVI, measure V_{4A}, V_{5A}, V_{5B}, V_{12A}, V_{20B} and V_{23A} to calculate V_{7B} and $\triangle V_{7B}$ using the appropriate transfer function equations specified in 3.3.3. For each test, measure the resulting V_{7B} and verify it is within the range of its calculated value $\pm \triangle V_{7B}$. Establish input condition 1 and logical state 2 and continue the test.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE XVI. -D output tests.

Test Conditions from tables XVII and XVIII		
Test	Input Condition	Logical State
1	1	1
2	2	1
3	3	1
4	3	2
5	3	3
6	3	4
7	1	5
8	2	5
9	3	5

TABLE XVII. -D logical inputs.

Logical State 1/	$\overline{BS}$	$\overline{BIT}$	$\overline{MT}$
1	1	1	1
2	1	0	1
3	1	1	0
4	1	0	0
5	0	0	0

1/ See table I.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE XVIII. -D signal inputs.

Input Condition	V_{23A}(-1/R)	V_{4A}(J_D)	V_{5B}(Z_D)	V_{5A}(Eta)	V_{12A}(CRR2)
1 2/	1.000 Nominal vrms. See 4.6.2.2	GND 1/	GND	0.900 ±0.050 vrms phase 1	1.00 ±0.050 vrms phase 2
2 2/		0.600 ± 0.50 vrms phase 1	GND		
3 2/		GND	0.600 ± 0.050 vrms phase 2		

1/ GND is a connection to P1-13A.
2/ See table III.

4.6.3.5 D DOT OUT. Measure V_{16A} to calculate V_{25A} and $\triangle V_{25A}$ using the transfer function equations specified in 3.3.5. Measure the resulting V_{25A} and verify it is within the range of its calculated value $\pm \triangle V_{25A}$ for each input condition of table XIX. Establish input condition 1 and proceed with the test.

TABLE XIX. D DOT OUT input.

Input Condition	V_{16A} (D DOT IN)
1	1.000 ± 0.250 vrms phase 2
2	2.000 ± 0.250 vrms phase 2

4.6.3.6 D PWR AMP output. Measure V_{7B}, V_{8A} and V_{16A} as established during preceding tests to calculate V_{24A} and $\triangle V_{24A}$ using the transfer function equations specified in 3.3.6. Measure the resulting V_{24A} and verify it is within the range of it calculated value $\pm \triangle V_{24A}$.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

4.6.3.7 R_X output. Connect the assembly in accordance with figure 4. Measure V_{20B} to calculate V_{23B} and $\triangle V_{23B}$ using the transfer function equations specified in 3.3.7. Measure the resulting V_{23B} and verify it is within the range of its calculated value $\pm \triangle V_{23B}$ for each logical state of table XX. Calculate $\triangle V_{23B}$ using equation (a) for states 1, 2 and 4. Use equation (b) for state 3. Establish state 4 before continuing with tests.

TABLE XX. R_X logical inputs.

Logical State 1/	BIT	BIT ENABLE 2
1	0	0
2	0	1
3	1	0
4	1	1

1/ See table I.

4.6.3.8 CRS2 output. Apply the required V_{4B} (item 1, table V) to establish V_{8B} at 3.500 vrms $\pm$ 0.250 vrms phase 1. Measure V_{4B}, V_{5A} and V_{23B} to calculate V_{8B} and $\triangle V_{8B}$ using the transfer function equations specified in 3.3.8. Measure the resulting V_{8B} and verify it is within the range of its calculated value $\pm \triangle V_{8B}$.

4.6.3.9 - Epsilon output. Measure V_{1B} to calculate V_{3B} and $\triangle V_{3B}$ using the tranfer function equations specified in 3.3.9. Measure the resulting V_{3B} and verify it is within the range of its calculated value $\pm \triangle V_{3B}$ for each input condition of table XXI. Establish input condition 1 and proceed with the test.

TABLE XXI. -Epsilon inputs.

Input Condition	V_{1B} (Epsilon)
1	1.000 $\pm$ 0.250 vrms phase 1
2	3.500 $\pm$ 0.250 vrms phase 1
3	6.000 $\pm$ 0.250 vrms phase 1

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.




FIGURE 4. R_X test.

4.6.3.10 CRS1 output. Apply the required V_{9B} (item 2, table VI) to establish V_{10B} at 3.500 ± 0.250 vrms (phase 1 or phase 2). Measure V_{3B}, V_{9B} and V_{23B} to calculate V_{10B} and $\triangle V_{10B}$ using the transfer function equations specified in 3 3.10. Measure the resulting V_{10B} and verify it is within the range of its calculated value $\pm \triangle V_{10B}$.

4.6.3.11 ELEV output. For each test of table XXII measure V_{1A}, V_{2A}, V_{3A}, V_{3B}, V_{6B} and V_{23A} to calculate V_{11B} and $\triangle V_{11B}$ using the transfer function equations specified in 3.3.11. For each test measure the resulting V_{11B} and verify it is within the range of its calculated value $\pm \triangle V_{11B}$. Establish input condition 1 and logical state 2 and proceed with the test.

Source: https://assist.dla.mil -- Downloaded: 202640-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE XXII. ELEV output conditions.

Test conditions from tables XXIII and XXIV		
Test	Input Conditions	Logical State
1	1	1
2	2	1
3	3	1
4	3	2
5	3	3
6	3	4
7	1	5
8	2	5
9	3	5

TABLE XXIII. ELEV signal inputs.

Input Condition	$V_{23A}(-1/R)$	$V_{1A}(-J_E)$	$V_{3A}(-Z_E)$	V_{3B}(-Epsilon)	V_{2A}(CRR1)
1 2/	1.000 Nominal vrms See 4.6.2.2	GND 1/	GND	1.000 Nominal vrms phase 2 as defined in 4.6.2.9	0.900 ± 0.050 vrms phase 1
2 2/		0.600 ± 0.050 vrms phase 1	GND		
3 2/		GND	0.600 ± 0.050 vrms phase 2		

1/ GND is a connection to P1-13A.
2/ See table VII.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE XXIV. ELEV logical inputs.

Logical State 1/	$\overline{BS}$	$\overline{BIT}$	$\overline{MT}$
1	1	1	1
2	1	0	1
3	1	1	0
4	1	0	0
5	0	0	0

1/ See table I.

4.6.3.12 E FEEDBACK OUT output. Measure V_{7A} to calculate V_{10A} and $\triangle V_{10A}$ using the transfer function equations specified in 3.3.12. Measure the resulting V_{10A} and verify it is within the range of its calculated value $\pm \triangle V_{10A}$ for each input condition of table XXV. Maintain the signal source at P1-7A.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the current version before use.

TABLE XXV. E FEEDBACK OUT input conditions.

Input Condition	V_{7A} (E FEEDBACK IN)
1	1.000 ± 0.250 vrms phase 1
2	3.000 ± 0.250 vrms phase 1

4.6.3.13 E DOT OUT output. Measure V_{20A} to calculate V_{24B} and $\triangle V_{24B}$ using the transfer function equations specified in 3.3.13. Measure the resulting V_{24B} and verify it is within the range of its calculated value $\pm \triangle V_{24B}$ for each input condition of table XXVI. Establish input condition 1 and proceed with the test.

TABLE XXVI. E DOT OUT input conditions.

Input Condition	V_{20A} (E DOT IN)
1	+5.000 ± 0.250 vdc
2	+2.500 ± 0.250 vdc
3	-5.000 ± 0.250 vdc

4.6.3.14 E PWR AMP 1 output. Adjust V_{7A} to establish V_{11A} at +6.000 ± 1.000 vdc. Measure V_{24B}, V_{10A} and V_{11B} to calculate V_{11A} and $\triangle V_{11A}$ using the transfer function equations specified in 3.3.14. Measure the established V_{11A} and verify it is within the range of its calculated value $\pm \triangle V_{11A}$.

4.6.3.15 E PWR AMP 2 output. Measure V_{11A} as established in 4.6.3.14 to calculate V_{14A} and $\triangle V_{14A}$ using the transfer function equations specified in 3.3.15. Measure the resulting V_{14A} and verify it is within the range of its calculated value $\pm \triangle V_{14A}$.

4.6.4 Environmental tests.

4.6.4.1 Shock.

4.6.4.1.1 Basic design. Use items 3, 4 and 5 of table XII or mount the assembly in a suitable shock fixture and subject it to the shock test specified in MIL-STD-810, method 516.2, procedure I, figure 516.2-2. Apply three half sine wave shock pulses in each direction along the three axes. Peak amplitude shall be 40 ± 4 g with a time duration of 18 ± 3 msec measured at the 10 percent amplitude points. At the conclusion of this test, subject the assembly to the performance tests of table IX.

Source: https://assist.dla.mil -- Downloaded: 202640-23T02:43Z
Check the source to verify that this is the current version before use.

4.6.4.1.2 High intensity. Use items 3, 4 and 5 of table XII or mount the assembly in a suitable shock fixture and subject it to the shock test specified in MIL-STD-810, method 516.2, procedure IV, figure 516.2-2. Apply three half sine wave shock pulses in each direction along the three axes. Peak amplitude shall be 100.0 ± 10.0 g with a time duration of 1.5 ± 0.2 msec measured at the 10 percent amplitude points. At the conclusion of this test, subject the assembly to the performance tests of table IX.

4.6.4.2 Vibration. Vibration A as specified in 4.6.4.2.1 shall be conducted only for first article inspection. Vibration B as specified in 4.6.4.2.2 shall be conducted only for quality conformance inspection.

4.6.4.2.1 Vibration A. Use items 4 and 5 of table XII or mount the assembly in a suitable vibration fixture and subject it to the vibration test specified in MIL-STD-810, method 514.2, procedure VIII, except that test level shall be the vibration curve shown in figure 2 and duration of exposure shall be not less than 80 minutes per axis. At the conclusion of the test, subject the assembly to the performance tests of table IX.

4.6.4.2.2 Vibration B. This test shall be conducted as in 4.6.4.2.1 except that the period of vibration shall be not less than 15 minutes in each axis.

4.6.4.3 High temperature. Use item 7 of table XII or suitable equipment and subject the assembly to the high temperature test specified in MIL-STD-810, method 501.1, procedure I. The highest operating temperature shall be 140°F. The performance tests of table IX shall be applied.

4.6.4.4 Low temperature. Use item 7 of table XII or suitable equipment and subject the assembly to the low temperature test specified in MIL-STD-810, method 502.1, procedure I. The storage temperature shall be -65°F. The lowest operating temperature shall be -25°F. The performance tests of table IX shall be applied.

Source: https://assist.dla.mil -- Downloaded: 202610-23T02:43Z
Check the source to verify that this is the currentversion before use.




FIGURE 5. Temperature cycling.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

4.6.4.5 Temperature cycling. With power and loads of table I applied, subject the assembly to the temperature profile specified in figure 5. At the conclusion of this test, subject the assembly to the performance tests of table IX.

5. PACKAGING

5.1 Packaging, packing and marking. Packaging, packing and marking shall be accordance with packaging data sheet P11834811. The level of protection shall be as specified in the procurement document. (See 4.5.6)

6. NOTES

6.1 Intended use. The output circuit card assembly is used in the M21 Ballistic Computer Unit.

6.2 Ordering data. Procurement documents should specify the following:

a. Title, number, and date of this specification.

b. Special tests and examination as required, the type of inspection required, and the activity responsible for testing and its facility.

c. Applicable packaging data sheet number (see 5.1).

d. Selection of applicable levels of preservation, packaging, and packing.

e. Applicable stock number.

f. Requirements for first article submission, including data requirements for certificates of conformance for materials.

Custodian:
Army - AR

Preparing Activity:
Army - AR
Project No. 1220-A279

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

INSTRUCTIONS: This form is provided to solicit beneficial comments which may improve this document and enhance its use. DoD contractors, government activities, manufacturers, vendors, or other prospective users of the document are invited to submit comments to the government. Fold on lines on reverse side, staple in corner, and send to preparing activity. Attach any pertinent data which may be of use in improving this document. If there are additional papers, attach to form and place both in an envelope addressed to preparing activity. A response will be provided to the submitter, when name and address is provided, within 30 days indicating that the 1426 was received and when any appropriate action on it will be completed.

NOTE: This form shall not be used to submit requests for waivers, deviations or clarification of specification requirements on current contracts. Comments submitted on this form do not constitute or imply authorization to waive any portion of the referenced document(s) or to amend contractual requirements.

DOCUMENT IDENTIFIER *(Number)* AND TITLE

MIL-C-63358 CIRCUIT CARD ASSEMBLY; 11834811 OUTPUT

NAME OF ORGANIZATION AND ADDRESS OF SUBMITTER

☐ VENDOR ☐ USER ☐ MANUFACTURER

1. ☐ HAS ANY PART OF THE DOCUMENT CREATED PROBLEMS OR REQUIRED INTERPRETATION IN PROCUREMENT USE? ☐ IS ANY PART OF IT TOO RIGID, RESTRICTIVE, LOOSE OR AMBIGUOUS? PLEASE EXPLAIN BELOW.

A. GIVE PARAGRAPH NUMBER AND WORDING

B. RECOMMENDED WORDING CHANGE

C. REASON FOR RECOMMENDED CHANGE(S)

2. REMARKS

SUBMITTED BY *(Printed or typed name and address — Optional)*

TELEPHONE NO.

DATE

DD FORM 1426 1 OCT 76

EDITION OF 1 JAN 72 WILL BE USED UNTIL EXHAUSTED.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T02:43Z
Check the source to verify that this is the current version before use.