INCH-POUND
MIL-C-48484C(AR)
23 June 1995
(see 6.4)

MILITARY SPECIFICATION

CIRCUIT CARD ASSEMBLY, COMPARATOR, TYPE 2

This specification is approved for use by the U.S. Army Armament, Research, Development and Engineering Center (ARDEC) and is available for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification establishes the requirements and quality assurance provisions for the Circuit Card Assembly Comparator Type 2, 11732533 (see 6.1).

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specifications, standards and handbooks. The following specifications, standards and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents shall be those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATIONS

MILITARY

MIL-F-13926 - Fire Control Materiel, General Specification Governing the Manufacture and Inspection of

MIL-I-45607 - Inspection Equipment; Acquisition, Maintenance, and Disposition of

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use to improving this document should be addressed to: Commander, U.S. Army ARDEC, ATTN: AMSTA-AR-EDE-S, Picatinny Arsenal, New Jersey 07806-5000 by using the Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

AMSC N/A FSC 1240

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

STANDARDS

MILITARY

MIL-STD-100	- Engineering Drawing Practices
MIL-STD-454	- Standard General Requirements for Electronic Equipment
MIL-STD-810	- Environmental Test Methods
MIL-STD-2000	- Standard Requirements for Soldered Electrical and Electronics Assemblies
MIL-STD-2073-1	- Procedures for Development and Application of Packaging Requirements

(Unless otherwise indicated, copies of federal and military specifications, standards and handbooks are available from: DODSSP - Customer Service, Standardization Documents Order Desk, 700 Robbins Avenue, Bldg 4D, Philadelphia, PA 19111-5094.)

2.1.2 Other Government documents, drawings and publications. The following other Government documents, drawings and publications form a part of this document to the extent specified herein. Unless otherwise specified, the issue shall be those in effect on the date of the solicitation.

U.S. Army Armament Research Development and Engineering Center (ARDEC)

DRAWINGS

11732533	- Circuit Card Assembly - Comparator, Type 2

(Copies of Government drawings required by contractors in connection with specific acqusition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this document and the references cited herein (except for related associated detail specifications, specification sheets or MS standards), the text of this document shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained (see contract provisions for additional precedence criteria).

3. REQUIREMENTS

3.1 Fabrication. The Comparator Type II Circuit Card assembly, herein referred to as the assembly, shall be manufactured in accordance with Drawing 11732533 and drawings pertaining thereto and, when assembled, shall meet the requirements of this specification (see 4.5.1).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

3.1.1 Function. The assembly shall decode the FAIL signals and compare and decode the following signals:

a. -E FDBK with D FDBK
b. E and -D
c. D PWR AMP with a REF
d. E PWR AMP1 with E PWR AMP2
e. OUM1 with OUM2
f. D MTR1 with D MTR2
g. CRS1 with CRS2

3.1.2 General specifications. (see 4.6.3)

3.1.2.1 Manufacture and inspection. The following provisions of MIL-F-13926 apply:

a. Dimensions and tolerances
b. Effect of protective coating on dimensions (Inorganic type coating)
c. Part identification and marking
d. Workmanship (Including applicable portions of MIL-STD-2000 and MIL-STD-454, Requirement 9)

3.1.2.2 Standards of manufacture.

3.1.2.2.1 Assembly and soldering. The requirements of MIL-STD-2000 shall apply, as a minimum.

3.1.2.2.2 Interchangeability. The assembly shall be manufactured in accordance with interchangeability requirements as specified in MIL-STD-100.

3.1.3 Ambient conditions. Standard ambient conditions shall be as follows:

a.	Temperature	73° ± 18°F
b.	Relative humidity	50 percent + 30 percent
c.	Atmospheric pressure	28.5 + 2.0/- 3.0 in. Hg.

3.2 First article. When specified in the contract or purchase order (see 6.2), the contractor shall furnish sample units for first article inspection and approval (see 4.4).

3.3 Performance. Unless otherwise specified, the assembly shall meet the performance requirements specified herein under standard ambient conditions of 3.1.3.

3.1.3 Computer A8 card unit fail output signal logic. With the power source (item 2.4 of Table I) and the interconnections (item 4.1 of Table I) applied to the assembly, and with the input conditions of Table II established in any item number order, the corresponding output logic, measured with respect to pins A3, B3,

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

shall be as specified in Table II (see 4.6.1.1).

3.3.2 -E FDBK/D FDBK comparator logic. With the power sources (items 2.2 thru 2.5 of Table I), signal sources (items 3.1, 3.2, 3.4 and 3.5 of Table I), and the interconnections (item 4.1 of Table I) applied to the assembly; with the power source (item 2.4 of Table I) applied to pins B8 and A20; with pin B11 connected to pins A13, B13, with the input signal voltage (item 3.5 of Table I) set to 3.660 ± 0.005V rms phase 1, with the input signal voltage (item 3.4 of Table I) adjusted as specified, with the output voltage at pin B9 measured with respect to pins A13 and B13 and: (see 4.6.1.2)

a. With the input signal voltage adjusted to the nominal center point 2.500 ± 0.005V rms phase 1, the output shall be 5.0 +0.5/-2.6V dc.

b. With the input signal voltage increased from nominal, the output voltage shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 2.537 to 2.559V rms phase 1.

c. With the input signal voltage decreased from the outward bound upper limit, the output shall change to 5.0 +0.5/ -2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 2.525 to 2.547V rms phase 1.

d. With the input signal voltage decreased from the inward bound upper limit, the output shall change to 0.0 ± 0.5V dc. This change shall occur within the outward bound lower limit 2.436 to 2.458V rms phase 1.

e. With the input signal voltage increased from the outward bound lower limit, the output shall change to 5.0 +0.5/ -2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit 2.449 to 2.471V rms phase 1.

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.
dated and may be used for acquisition MIL-C-48484C dated 9 May 1991 is hereby term

TABLE I. Loads, power, signals and interconnections.

Item	Conditions	Characteristics	Connections
1.0	Load		
1.1	Lamp	24V lamp in series with 24V dc (Item 2.1)	Pin A19 (-) and 24V dc (see Item 2.1)
1.2	Lamp	24V lamp in series with 24V dc (Item 2.1)	Pin A21 (-) and 24V dc (see Item 2.1)
2.0	Power		
2.1	24V dc	24 ± 2V dc Ripple 200 mV p-p max Current: 500 ma min	Pin A23 (-) and Items 1.1 and 1.2 above
2.2	15V dc	15.000 ± 0.030V dc Ripple 20 mV p-p max Current: 500 ma min	Pins A1, B1 (+) with returns to pins A3, B3
2.3	-15V dc	-15.000 ± 0.030V dc Ripple 20 mV p-p max Current: 500 ma min	Pin A4 (-) with return to pins A3, B3
2.4	5.25V dc	5.25 ± 0.15V dc Ripple 20 mV p-p max Current: 500 ma min	Pins A30, B30 (+) and return to pins A3, B3
2.5	10V dc	10.000 ± 0.010V dc Ripple 20 mV p-p max Current: 500 ma min	Pin A7 (+) and return to pins A3, B3
2.6	-10V dc	-10.000 ± 0.010V dc Ripple 20 mV p-p max Current: 500 ma min	Pins A10, B10 (-) with return to pins A3, B3

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Loads, power, signals and interconnections. (Cont)

Item	Conditions	Characteristics	Connections
3.0	Signal Sources		
3.1	MR1	± 15.0V dc ± 0.5V dc square wave at 400 Hz ± 1 Hz pulse rate (Phase 1)	Pin A5 and return to pins A3, B3
3.2	MR2	± 15.0V dc ± 0.50 V dc square wave at 400 ± 1 Hz pulse rate 180° out-of-phase from Item 3.1 (Phase 2)	Pin B4 and return to pins A3, B3
3.3	AC Ref 2	5.000 ± 0.005V rms 400 ± 1 Hz pulse rate 180° out-of-phase from Item 3.1 (Phase 2)	Pin A27 and return to pins A3, B3
3.4	ELEVATION FEEDBACK	Variable 2 to 4V rms 400 ± 1 Hz (Phase 1)	Pins A2 and return to pins A3, B3
3.5	DEFLECTION FEEDBACK	Variable 2 to 4V rms 400 ± 1 Hz (Phase 2)	Pin B2 and return to pins A3, B3
3.6	CANT RESOLVER STATOR 1 (CRS1)	Variable 1 to 3V rms 400 ± 1 Hz (Phase 1)	Pin A11 and return to pins A3, B3
3.7	CANT RESOLVER STATOR 2 (CRS2)	Variable 1 to 3V rms 400 ± 1 Hz (Phase 1)	Pin A15 and return to pins A3, B3
3.8	ELEVATION	Variable 2 to 3V rms 400 ± 1 Hz (Phase 1)	Pin A16 and return to pins A3, B3
3.9	-DEFLECTION	Variable 2 to 3V rms 400 ± 1 Hz (Phase 1)	Pin A14 and return to pins A3, B3
3.10	D PWR AMP	Variable 0 to 12V rms 400 ± 1 Hz (Phase 1) and 400 ± 1 Hz (Phase 2)	Pin B5 and return to pins A3, B3

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Loads, power, signals and interconnections. (Cont)

Item	Conditions	Characteristics	Connections
3.11	E PWR AMP 1 or E PWR AMP 2	Variable 16 to -16V dc	Pin B7 or Pin B6, and return to pins A3, B3
3.12	OUTPUT UNIT MOTOR 1 (OUM1) or MOTOR 2 (OUM2)	Variable 15 to -15V dc	Pin A12 or Pin B12, and return to pins A3, B3
3.13	RETICLE PROJECTOR MTR1 OR MTR2	Variable 0 to 12V rms 400 ± 1 Hz (Phase	Pin A8 or Pin A6, and
4.0	Interconnection		
4.1	When specified	Ground	Pins A3, B3 to A13, B13

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE II. Fail output signal logic.

Item	Input Conditions At P1 Pins 1/							Output Conditions At P1-B28 2/
	B23	A26	B24	B26	A25	B27	A24	
1	0	NC	NC	NC	NC	NC	NC	0
2	1	0	NC	NC	NC	NC	NC	0
3	0	0	NC	NC	NC	NC	NC	1
4	0	NC	0	NC	NC	NC	NC	1
5	0	NC	NC	0	NC	NC	NC	1
6	0	NC	NC	NC	0	NC	NC	1
7	0	NC	NC	NC	NC	0	NC	1
8	0	NC	NC	NC	NC	NC	0	1

1/ 1 = +5.25 ± 0.15V dc
0 = 0.0 ± 0.5V dc, interconnection with pins A13, B13
NC = no connection, open

2/ 1 = +5.00 +0.50/-2.60V dc
0 = 0.0 ± 0.5V dc

3.3.3 CRS1/CRS2 comparator logic. With the power sources (items 2.2 thru 2.6 of Table I), the signal sources (items 3.1 and 3.2 of Table I), and the interconnections (item 4.1 of Table I) applied to the assembly; with the power sources (items 2.3 and 2.4 of Table I) connected to pins A17 and B18 respectively, and the signal sources (items 3.4, 3.5 and 3.7) set to the values 2.500 ± 0.005V rms phase 1, 3.660 ± 0.005V rms phase 2, and 1.958 ± 0.005 vrms phase 1, respectively, with the input signal voltage (item 3.6 of Table I) adjusted as specified, with the output voltage at pin A22 measured with respect to pins A3 and B3 and: (see 4.6.1.3)

a. With the input signal voltage adjusted to the nominal center point 2.042 ± 0.005V rms phase 1, the output shall be 0.0 ± 0.5V dc.

b. With the input signal voltage increased from the nominal, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 2.109 to 2.141V rms phase 1.

c. With the input signal voltage decreased from the outward bound upper limit, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 2.103 to 2.133V rms phase 1.

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.

d. With the input signal voltage decreased from the inward bound upper limit, the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit 1.948 to 1.979V rms phase 1.

e. With the input signal voltage increased from the outward bound lower limit, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit 1.953 to 1.981V rms phase 1.

3.3.4 E/-D comparator logic. With the power sources (items 2.2 thru 2.6 of Table I), the interconnections (item 4.1 of Table I), and the signal sources (items 3.1, 3.2, 3.8 and 3.9 of Table I) applied to the assembly; with item 3.9 of Table I set to the value 2.514 ± 0.005V rms phase 1, with the input signal voltage (item 3.8 of Table I) adjusted as specified, with the output voltage at pin B14 measured with respect to pins A3 and B3 and: (see 4.6.1.4)

a. With the input signal voltage adjusted to the nominal center point 2.514 ± 0.005V rms phase, the output shall be 0.0 ± 0.5V dc.

b. With the input signal voltage increased from the nominal, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 2.553 to 2.573V rms phase 1.

c. With the input signal voltage decreased from the outward bound upper limit, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 2.541 to 2.561V rms phase 1.

d. With the input signal voltage decreased from the inward bound upper limit, the output shall change to 0.0 +0.5/ -2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit 2.451 to 2.471V rms phase 1.

e. With the input signal voltage increased from the outward bound lower limit, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit 2.464 to 2.484V rms phase 1.

3.3.5 D PWR AMP comparator logic. With the power sources (items 2.2 thru 2.4 of Table I), the interconnections (item 4.1 of Table I), and the signal sources (items 3.1, 3.2 and 3.10) applied to the assembly, with the signal source (item 3.10 of Table I)

Source: https://assist.dla.mil -- Downloaded: 2026l0-26T03:56Z
Check the source to verify that this is the currentversion before use.

adjusted as specified, with the output voltage at pin B16 measured with respect to pins A3 and B3 and: (see 4.6.1.5)

a. With the signal source adjusted to the nominal center point 0.000 ± 0.005V rms, the output shall be 0.0 ± 0.5V dc.

b. With the signal source (phase 1) voltage increased from the nominal, the output voltage shall change to 5.0 +0.5/ -2.6V dc. This change shall occur with the signal source adjusted within the outward bound upper limit 8.278 to 10.028V rms phase 1.

c. With the signal source voltage decreased from the outward bound upper limit, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the signal source adjusted within the inward bound upper limit 7.723 to 9.319V rms phase 1.

d. With the signal source voltage decreased from the inward bound upper limit to a value of zero, the phase changed to phase 2, and the phase 2 voltage increased; the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the signal source voltage adjusted within the outward bound lower limit 7.878 to 9.488V rms phase 2.

e. With the signal source voltage decreased from the outward bound lower limit, the output voltage shall change to 0.0 ± 0.5V dc. This change shall occur with the signal source voltage adjusted within the inward bound lower limit 7.665 to 9.209V rms phase 2.

3.3.6 E PWR AMP 1/E PWR AMP 2 comparator logic. With the power sources (items 2.2 thru 2.4 of Table I), the signal sources (items 3.1, 3.2 and 3.11 of Table I), and the interconnections (item 4.1 of Table I) applied to the assembly, with the output voltage at pin B15 measured with respect to pins A3, B3 and (see 4.6.1.6)

3.3.6.1 Phase 1. With pin B6 grounded, connected to pins A3, B3 and pin B7 connected to the input signal source (item 3.11 of Table I), and:

a. With the input signal voltage adjusted to the nominal center point 0.0 ± 0.5V dc, the output shall be 0.0 ± 0.5V dc.

b. With the input signal voltage made more positive, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 11.514 to 14.215V dc.

c. With the input signal voltage adjusted towards zero V dc, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 10.751 to 13.243V dc.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

d. With the input signal voltage decreased from the inward bound upper limit to a value of zero, the polarity changed to negative, and the voltage made more negative; the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit -10.944 to -13.413V dc.

e. With the input signal voltage adjusted towards zero V dc, the output voltage shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit -10.692 to -13.083V dc.

3.3.6.2 Phase 2. With the inputs to pins B6 and B7 swapped, pin B7 connected to ground and pin B6 connected to the input signal source, item 3.11 of Table I, and:

a. With the input signal voltage adjusted to the nominal center point 0.0 ± 0.5V dc, the output shall be 0.0 ± 0.5V dc.

b. With the input signal voltage made more positive, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 10.934 to 13.423V dc.

c. With the input signal voltage adjusted towards zero V dc, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 10.682 to 13.093V dc.

d. With the input signal voltage decreased from the inward bound upper limit to a value of zero, the polarity changed to negative, and the voltage made more negative; the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit -11.524 to -14.205V dc.

e. With the input signal voltage adjusted towards zero V dc, the output voltage shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit -10.761 to -13.233V dc.

3.3.7 OUM1/OUM2 comparator logic. With the power sources (items 2.2 thru 2.4 of Table I), the signal source (item 3.12 of Table I), and the interconnections (item 4.1 of Table I) applied to the assembly with the output voltage at pin B20 measured with respect to pins A3, B3 and: (see 4.6.1.7)

3.3.7.1 Phase 1. With pin B12 grounded, connected to pins A3, B3, and pin A12 connected to the input signal source (item 3.12 of Table I), and:

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

a. With the input signal voltage adjusted to the nominal center point 0.0 ± 0.5V dc, the output shall be 5.0 +0.5/-2.6V dc.

b. With the input signal voltage made more positive, the output voltage shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 9.247 to 11.419V dc.

c. With the input signal voltage adjusted towards zero V dc, the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 8.634 to 10.638V dc.

d. With the input signal voltage decreased from the inward bound upper limit to a value of zero, the polarity changed to negative, and the voltage made more negative; the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit -8.791 to -10.773V dc.

e. With the input signal voltage adjusted towards zero V dc, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit -8,589 to -10.508V dc.

3.3.7.2 Phase 2. With the inputs to pins B12 and A12 swapped, pin A12 connected to ground and pin B12 connected to the input signal source, item 3.12 of Table I, and

a. With the input signal voltage adjusted to the nominal center point 0.0 ± 0.5V dc, the output shall be 5.0 +0.5/-2.6V dc.

b. With the input signal voltage made more positive, the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 8.781 to 10.783V dc.

c. With the input signal voltage adjusted towards zero V dc, the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 8.579 to 10.518V dc.

d. With the input signal voltage decreased from the inward bound upper limit to a value of zero, the polarity changed to negative, and the voltage made more negative; the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit -9.257 to -11.409V dc.

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.

e. With the input signal voltage adjusted towards zero V dc, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit -8.644 to -10.628V dc.

3.3.8 RPM1/RPM2 comparator logic. With the power sources (items 2.2 thru 2.4 of Table I), the interconnections (item 4.1 of Table I), and the signal sources (items 3.1, 3.2 and 3.13) applied to the assembly with the output voltage at pin B25 measured with respect to pins A3, B3 and (see 4.6.1.8)

3.3.8.1 Phase 1. With pin A6 grounded, connected to pins A3, B3, and pin A8 connected to the input signal source (item 3.13 of Table I), and:

a. With the input signal voltage adjusted to the nominal center point 0.0 ± 0.5V rms phase 1, the output shall be 5.0 +0.5/-2.6V dc.

b. With the input signal voltage phase 1 increased from the nominal, the output voltage shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 5.423 to 6.740V rms phase 1.

c. With the input signal voltage decreased from the outward bound upper limit, the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 5.054 to 6.269V rms phase 1.

d. With the input signal voltage decreased from the inward bound upper limit to a value of zero, the phase changed to phase 2, and the phase 2 voltage increased; the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit 5.171 to 6.369V rms phase 2.

e. With the input signal voltage decreased from the outward bound lower limit, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit 5.028 to 6.184V rms phase 2.

3.3.8.2 Phase 2. With the inputs to pins A6 and A8 swapped, pin A8 connected to ground and pin A6 connected to the input signal source, item 3.13 of Table I and:

a. With the input signal voltage adjusted to the nominal center point 0.0 ± 0.5V rms phase 1, the output shall be 5.0 +0.5/-2.6V dc.

b. With the input signal voltage phase 1 increased from

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

the nominal, the output voltage shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound upper limit 5.161 to 6.379V rms phase 1.

c. With the input signal voltage decreased from the outward bound upper limit, the output shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound upper limit 5.018 to 6.194V rms phase 1.

d. With the input signal voltage decreased from the inward bound upper limit to a value of zero, the phase changed to phase 2, and the phase 2 voltage increased; the output shall change to 0.0 ± 0.5V dc. This change shall occur with the input signal voltage adjusted within the outward bound lower limit 5.433 to 6.730V rms phase 2.

e. With the input signal voltage decreased from the outward bound lower limit, the output voltage shall change to 5.0 +0.5/-2.6V dc. This change shall occur with the input signal voltage adjusted within the inward bound lower limit 5.064 to 6.269V rms phase 2.

3.3.9 A8 card fail logic. With the power sources (item 2.1 thru 2.6 of Table I), signal sources (items 3.1, 3.2, 3.3, 3.5 and 3.7 of Table I), the load (item 1.1 of Table I), and the interconnections (item 4.1 of Table I) applied to the assembly; and with the power source (item 2.3 of Table I) connected to pin A17, with pin A24 grounded to pins A3, B3, with the signal input voltage (items 3.5 and 3.7 of Table I) adjusted to 3.660 ± 0.005V rms phase 1 and 2.000 ± 0.005V rms phase 1, respectively, and with the input conditions of Table III applied as specified in any item number order, the outputs shall be as specified in Table III (see 4.6.1.9).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE III. A8 card fail logic.

Item	Input Conditions at Pins										OUTPUT OF ITEM 1.1 Lamp 1/
	B22 2/	A9 2/	A11 3/	B23 4/	B21 2/	A29 2/	B11 2/	A2 5/	B8 2/	A20 2/	
1	1	1	2.000	NC	1	0	1	NA	1	1	X
2	0	1	2.000	NC	1	0	1	NA	1	1	-
3	1	9	2.000	NC	1	0	1	NA	1	1	-
4	1	1	2.286	NC	1	0	1	NA	1	1	-
5	1	0	NA	0	0	1	1	NA	1	1	X
6	0	0	NA	0	1	0	1	NA	1	1	-
7	1	0	NA	NC	1	0	1	NA	1	1	-
8	1	NA	NA	0	0	0	1	NA	1	1	-
9	NA	NA	NA	NA	0	1	1	NA	1	1	X
10	NA	NA	NA	NA	NA	1	0	2.500	1	1	X
11	NA	NA	NA	NA	NA	1	0	2.565	1	1	-
12	NA	NA	NA	NA	NA	1	1	NA	0	1	-
13	NA	NA	NA	NA	NA	1	1	NA	1	0	-

1/ X = illuminated; - = not illuminated
2/ 1 = 5.25 ± 0.15V dc; 0 = 0.0 ± 0.5V dc
3/ ± 0.010V rms (Table I, item 3.6 signal)
4/ NC = no connection, open: 0 = 0.0 ± 0.5V dc
5/ ± 0.005V rms (Table I, Item 3.4 signal)
6/ NA = not an applicable condition

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.

3.3.10 A3 card fail logic. With the power sources, (items 2.1 thru 2.6 of Table I), signal sources (items 3.1, 3.2, 3.3, 3.5, 3.7, and 3.9 of Table I), the load (item 1.2 of Table I) and the interconnections (item 4.1 of Table I) applied to the assembly; and with the power source (item 2.3 of Table I) connected to pin A17, the pins A6, B6, and B12 grounded, connected to pins A3, B3, the signal sources (items 3.5, 3.7, and 3.9 of Table I) adjusted to 3.660 ± 0.005V rms phase 1, 2.000 ± 0.005V rms phase 1 and 2.514 ± 0.005V rms phase 1, respectively, and with the input conditions of Table IV applied as specified in any item number order, the outputs shall be as specified in Table IV (see 4.6.1.10).

TABLE IV. A3 card fail logic (continued next page).

	INPUT CONDITIONS AT PINS					
ITEM	B5 4/	A8 5/	B7 6/	A12 7/	B22 3/	A16 8/
1	9.320	0.000	12.828	0.000	1	2.514
2	0.000	0.000	12.828	0.000	1	2.514
3	9.320	6.216	12.828	0.000	1	2.514
4	9.320	0.000	0.000	0.000	1	2.514
5	9.320	0.000	12.828	10.473	1	2.514
6	0.000	NA	NA	NA	0	2.514
7	NA	NA	NA	NA	0	2.624
8	NA	NA	12.823	0.000	1	2.624
9	NA	NA	NA	NA	NA	2.624
10	9.320	0.000	12.828	0.000	1	2.514
11	9.320	0.000	12.828	0.000	0	2.514
12	9.320	0.000	12.828	0.000	1	2.514
13	9.320	0.000	12.828	0.000	0	2.514
14	NA	NA	12.828	0.000	1	2.514
15	9.320	6.216	0.000	0.000	1	2.514
16	0.000	0.000	0.000	0.000	1	2.514
17	0.000	0.000	12.828	10.473	1	2.514

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE IV. A3 card fail logic. (Continued)

ITEM	INPUT CONDITIONS AT PINS					OUTPUTS	
	B18 3/	A2 9/	A11 10/	A20 3/	B8 3/	ITEM 1.2 LAMP 1/	A22 2/
1	0	2.500	2.000	NA	0	-	0
2	0	2.565	2.000	1	1	X	1
3	0	2.565	2.000	0	1	-	1
4	0	2.565	2.000	1	1	X	1
5	0	NA	2.000	NA	NA	NA	1
6	0	NA	2.000	NA	NA	NA	0
7	0	NA	2.000	NA	NA	NA	1
8	1	2.565	2.000	1	1	-	1
9	1	2.500	2.000	NA	NA	NA	0
10	1	2.565	2.286	0	1	-	0
11	NA	2.565	2.286	NA	NA	NA	1
12	0	2.500	2.286	0	1	X	1
13	0	2.500	2.000	NA	1	-	0
14	1	2.500	NA	1	1	-	NA
15	NA	2.565	NA	1	1	-	NA
16	NA	2.565	NA	1	1	-	NA
17	NA	2.565	NA	1	1	-	NA

1/ X = illuminated; - = not illuminated
2/ 1 = 5.0 +0.5/-2.6V dc, 0 = 0.0 ± 0.5V dc
3/ 1 = 5.25 ± 0.15V dc, 0 = 0.0 ± 0.5V dc
4/ ± 0.050V rms, phase 1 (Table I, Item 3.10 signal)
5/ ± 0.050V rms, phase 1 (Table I, Item 3.10 signal)
6/ ± 0.050V rms, phase 1 (Table I, Item 3.13 signal)
7/ ± 0.050V dc (Table I, Item 3.12 signal)
8/ ± 0.050V rms (Table I, Item 3.8 signal)
9/ ± 0.005V rms (Table I, Item 3.4 signal)
10/ ± 0.010V rms (Table I, Item 3.6 signal)
11/ NA = not an applicable condition

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

3.4 Environmental.

3.4.1 Temperature. The assembly shall be capable of operating as specified herein over the operating temperature range of +40°F to 100°F and shall not be damaged when subjected to the storage conditions ranging from -65°F to 160°F (see 4.6.2.1 and 4.6.2.2).

3.4.2 Vibration. The assembly shall be capable of operating as specified herein after withstanding exposure under the conditions of 3.1.3 to a sinusoidal vibration displacement of .03 inch double amplitude, 10 - 55 Hz in accordance with Figure 1. Duration of exposure shall not be less than 80 minutes in each of three mutually perpendicular axes (see 4.6.2.3).




FIGURE 1. Vibration Curve.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

3.4.3 Shock. The assembly shall be capable of operating as specified herein after exposure under the conditions of 3.1.3 to half sine wave shock pulses of 40 ± 4 gravity units (g) for a duration of 18 ± 3 milliseconds (msec) in accordance with Figure 2. The assembly shall withstand three shock pulses applied in both directions along three mutually perpendicular axes (18 shocks). In addition, the assembly shall be capable of withstanding three half sine wave shock pulses of 100.0 ± 10.0 g's for a duration of 1.5 ± 0.2 msec applied in each direction along three mutually perpendicular axes (see 4.6.2.4).




FIGURE 2. Shock Pulse.

3.4.4 Temperature cycling. The assembly shall be capable of operating as specified herein after withstanding exposure to temperature cycling and soaking between the temperatures of -25°F and 140°F in accordance with Figure 3 (see 4.6.2.5).

4. QUALITY ASSURANCE PROVISIONS

4.1 Responsibility for inspection. Unless otherwise specified in the contract or purchase order, the contractor is responsible for the performance of all inspection requirements (examinations and tests) as specified herein. Except as otherwise specified in the contract or purchase order, the contractor may use his own or any other facilities suitable for the performance of the inspection requirements specified herein, unless disapproved by the Government. The Government reserves the right to perform any of the inspections set forth in this specification where such inspections are deemed necessary to ensure supplies and services conform to prescribed requirements.

4.1.1 Responsibility for compliance. All items shall meet all requirements of sections 3 and 5. The inspections set forth

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.




FIGURE 3. Temperature Cycling.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

in this specification shall become a part of the contractor's overall inspection system or quality program. The absence of any inspection requirements in the specification shall not relieve the contractor of the responsibility of ensuring that all products or supplies submitted to the Government for acceptance comply with all requirements of the contract. Sampling inspection, a part of manufacturing operations, is an acceptable practice to ascertain conformance to requirements, however, this does not authorize submission of known defective material, either indicated or actual, nor does it commit the Government to accept defective material.

4.1.2 Inspection equipment. Unless otherwise specified in the contract, the contractor shall supply, maintain and calibrate inspection equipment in accordance with the provisions of MIL-I-45607 and standard commercial practice. Contractor inspection equipment designs shall be submitted for Government approval as specified in the contract (see 6.5).

4.2 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. First article inspection (see 4.4).
b. Quality conformance inspection (see 4.5 and 6.8).

4.3 Inspection conditions. Unless otherwise specified, all inspections shall be performed in accordance with the quality assurance provisions of MIL-F-13926 and the conditions of 3.1.3.

4.4 First article inspection. The requirements for first article approval and the designation of responsibility for first article inspection to either the Government or the contractor shall be specified in the contract (see 6.3).

4.4.1 Sample. The contractor shall submit a first article sample as designated by the Contracting Officer for evaluation in accordance with the provisions of 4.4.2. The first article sample shall consist of two assemblies.

4.4.2 Inspection. Two assemblies shall be subjected to all the inspections specified in Tables V, VI, and VII. Tests 301 and 302 of Table VII shall be performed first.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE V. Performance tests.

Item	Characteristic	Requirement	Test Procedure
101	Computer A8 card unit fail output signal logic	3.3.1	4.6.1.1
102	-E FDBK/D FDBK comparator logic	3.3.2	4.6.1.2
103	CRS 1/CRS 2 comparator logic	3.3.3	4.6.1.3
104	E/-D comparator logic	3.3.4	4.6.1.4
105	D PWR AMP comparator logic	3.3.5	4.6.1.5
106	E PWR AMP 1/E PWR AMP 2 comparator logic	3.3.6	4.6.1.6
107	OUM 1/OUM 2 comparator logic	3.3.7	4.6.1.7
108	RPM 1/RPM 2 comparator logic	3.3.8	4.6.1.8
109	A8 card fail logic	3.3.9	4.6.1.9
110	A3 card fail logic	3.3.10	4.6.1.10

TABLE VI. Environmental tests.

Item	Characteristic	Requirements	Test Procedures
201	High temperature	3.4.1	4.6.2.1
202	Low temperature	3.4.1	4.6.2.2
203	Vibration	3.4.2	4.6.2.3
204	Shock	3.4.3	4.6.2.4
205	Temperature cycling	3.4.4	4.6.2.5

TABLE VII. General Tests.

Item	Characteristic	Requirements	Test Procedures
301	Fabrication	3.1	Applicable drawings-Visual
302	General specifications	3.1.2	4.6.3 - Visual
303	Packaging inspection	5.1	4.6.4 - Visual

4.4.3 Failure. Failure of any assembly to meet any requirement shall be cause for refusal to grant first article approval. The Government reserves the right to terminate first article inspection upon any failure of any assembly to comply with any stated requirement.

4.4.4 Responsibility. The contractor, whether or not responsible, shall inspect the sample for conformance to all

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

contractual requirements and shall submit a record of this inspection and certificates of conformance for materials. The Government reserves the right to witness inspections performed by the contractor.

4.5 Quality conformance inspection.

4.5.1 Procurement conditions. The following inspection plans shall apply where the assembly is procured for use as a:

	Use	Plan
a.	Logistics spare assembly part from the next higher assembly	A, B and C
b.	Component assembly of the next higher assembly	B and C

4.5.2 Inspection plan A.

4.5.2.1 Environmental sample and tests. One assembly, as a control sample, shall be selected at random by the Government representative from each 50 assemblies produced or from each month's production, whichever occurs first. All the tests in Table VI shall be applied separately to the assembly.

4.5.2.2 Acceptance. When the sample assembly of the quantity produced fails to meet any specified requirement, the lot shall be rejected. Rejected lots shall be resubmitted for reinspection only after all assemblies are re-examined or retested and all defective assemblies are removed or defects corrected.

4.5.3 Inspection plan B.

4.5.3.1 Sample and tests. The sample shall be selected by the Government representative. All the tests in Table VII and only the test of item 205 in Table VI shall be applied. The following sampling plan (except that the visual examination for completeness, improper assembly and evidence of poor workmanship per items 301 and 302 shall be performed 100%) shall be utilized:

100%, c=0 for lot sizes of 10 or less
n=10, c=0 for lot sizes of 11 to 150
n=32, c=0 for lot sizes greater than 150

where, n=sample size and c=0 requires zero defects during inspection for acceptance

4.5.3.2 Acceptance. Where any one assembly in the sample fails to meet any specified requirement, the lot shall be rejected. Rejected lots shall be resubmitted as above.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

4.5.4 Inspection plan C.

4.5.4.1 Sample and tests. Each assembly in every lot shall be subjected to all the tests in Table V and shall be examined visually for completeness, improper assembly and evidence of poor workmanship per items 301 and 302 of Table VII. The conditions of 3.1.3 apply.

4.5.4.2 Acceptance. Where any one assembly fails to meet any specified requirement, the defective assembly shall be removed from the lot and resubmitted only after all defects have been corrected.

4.6 Methods of inspection.

4.6.1 Performance tests.

4.6.1.1 Computer A8 card fail output signal logic. Apply the power sources, interconnections and other input conditions of 3.3.1. Verify the output conditions as specified in 3.3.1.

4.6.1.2 -E FDBK/D FDBK comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.2. Verify the output conditions as specified in 3.3.2.

4.6.1.3 CRS1/CRS2 comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.3. Verify the output conditions as specified in 3.3.3.

4.6.1.4 E/-D comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.4. Verify the output conditions as specified in 3.3.4.

4.6.1.5 D PWR AMP comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.5. Verify the output conditions as specified in 3.3.5.

4.6.1.6 E PWR AMP 1/E PWR AMP 2 comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.6. Verify the output conditions as specified in 3.3.6.

4.6.1.7 OUM1/OUM2 comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.7. Verify the output conditions as specified in 3.3.7.

4.6.1.8 DMTR1/DMTR2 comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.8. Verify the output conditions as specified in 3.3.8.

4.6.1.9 A8 card fail logic. Apply the power sources, interconnections and other input conditions of 3.3.9. Verify the output conditions as specified in 3.3.9.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

4.6.1.10 A3 card fail logic. Apply the power sources, interconnections and other input conditions of 3.3.10. Verify the output conditions as specified in 3.3.10.

4.6.2 Environmental tests.

4.6.2.1 High temperature. Subject the assembly to the high temperature test specified in MIL-STD-810, Method 501 except storage temperature shall be 160°F for 48 hours. At the conclusion of the storage temperature test, stabilize the assembly at 100°F and subject it to the performance tests of Table V. After testing, return the assembly to room temperature and subject it to the performance tests of Table V.

4.6.2.2 Low temperature. Subject the assembly to the low temperature test specified in MIL-STD-810, Method 502. Maintain the temperature at -65°F for a period of 12 hours minimum. At the conclusion of the storage test, stabilize the assembly at 40°F and subject it to the performance tests of Table V. After testing, return the assembly to room temperature and subject the assembly to the performance tests of Table V.

4.6.2.3 Vibration. Vibration A as specified in 4.6.2.3.1 shall be conducted only for first article inspection. Vibration B as specified in 4.6.2.3.2 shall be conducted only for quality conformance inspection.

4.6.2.3.1 Vibration A. Mount the assembly in a suitable vibration fixture and subject the assembly to the vibration test specified in MIL-STD-810, Method 514, General Procedures, and 3.4.2. The vibration amplitude shall have a tolerance of ±10%. The tolerance of the vibration frequency shall be ±2%, or ±1/2 Hz for frequencies below 25 Hz. Vibration sweeps shall be conducted with the duration of exposure not less than 80 minutes in each of three mutually perpendicular axes. At the conclusion of this test, subject the assembly to the performance tests of Table V.

4.6.2.3.2 Vibration B. This test shall be conducted as in 4.6.2.3.1 except that the period of vibration shall be not less than 15 minutes in each axis.

4.6.2.4 Shock. Mount the assembly in a suitable shock fixture and subject it to the functional shock test for ground equipment specified in MIL-STD-810, Method 516, for a total of three half sine wave shock pulses in both directions along three mutually perpendicular axes (18 shocks). Peak amplitude shall be 40 ± 4 g's with a time duration of 18 ± 3 msec in accordance with Figure 2. At the conclusion of this test, subject the assembly to the performance tests of Table V. Repeat this test with peak amplitude of 100.0 ± 10.0 g's with a time duration of 1.5 ± 0.2 msec in accordance with Figure 2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

4.6.2.5 Temperature cycling. With power and loads of Table I applied, subject the assembly to the temperature profile specified in Figure 3. At the conclusion of this test, subject the assembly to the performance tests of Table V.

4.6.3 General specifications. Verification shall be provided by examination, visually or through the use of standard measuring equipment, in accordance with 3.1.2.

4.6.4 Packaging inspection. The sampling and inspection of the preservation, packaging, packing and container marking shall be in accordance with MIL-STD-2073-1.

5. PACKAGING

5.1 Packaging, packing and marking. Packaging, packing and marking shall be in accordance with MIL-STD-2073-1. The level of protection shall be as specified in the procurement document (see 4.6.4 and 6.2d).

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. The Comparator Type II circuit card (A8) assembly is intended for use in the Field Test Set, 11733200, which is used in the field for test of all of the M21 Computer subsystem components.

6.2 Acquisition requirements. Acquisition documents must specify the following:

a. Title, number and date of this specification.

b. Issues of DODISS to be cited in the solicitation, and if required, the specific issue of individual documents referenced (see 2.1).

c. Inspection provisions for first article (see 6.3).

d. Applicable levels of preservation, packaging, packing and container marking (see 5.1 and 6.7).

6.3 First article. The contracting officer should provide specific guidance to offerors for the submission of a first article sample to be tested as specified in 4.4.2. The contracting officer should also include specific instructions in acquisition documents regarding arrangements for examinations, approval of first article test results, and disposition of first articles. Invitations for bids should provide that the Government reserves the right to waive the requirement for samples for first

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

article inspection to those bidders offering a product which has been previously acquired or tested by the Government, and that bidders offer such products, who wish to rely on such production or test, must furnish evidence with the bid that prior Government approval is presently appropriate for the pending contract. Bidders should not submit alternate bids unless specifically requested to do so in the solicitation.

6.4 Supersession. Previous revisions of MIL-C-48484(AR) were for the US Army Armament, Research, Development and Engineering Center's internal use only, and were not forwarded to the Naval Publications and Form Center for publication.

6.5 Submission of contractor inspection equipment designs for approval. Submit copies of designs as required to: Commander, U.S. Army ARDEC, ATTN: AMSTA-AR-QAC-F, Picatinny Arsenal, NJ 07806-5000. This address will be specified on the Contract Data Requirements List, DD Form 1423 in the contract.

6.6 Drawings. Drawings listed in Section 2 of this specification under the heading U.S. Army Armament, Research, Development and Engineering Center (ARDEC) may also include drawings prepared by, and identified as U.S. Army Armament, Research and Development Command (ARRADCOM), Frankford Arsenal, Rock Island Arsenal or Picatinny Arsenal. Technical data originally prepared by these activities is now under the cognizance of ARDEC.

6.7 Levels of packaging. The following definitions describe the three levels of packaging in accordance with MIL-STD-2073-1.

a. Level A - Adequate protection for indeterminate storage and worldwide distribution.

b. Level B - Adequate protection for known shipment conditions and storage conditions normally not exceeding one year.

c. Level C - Adequate protection for shipment to a known site for immediate use.

6.8 Alternative quality conformance provisions. Alternative quality conformance procedures, methods, or equivalent, such as statistical process control, tool control, other types of sampling procedures, etc., may be used by the contractor when they provide, as a minimum, the level of quality assurance required by the provisions specified herein. Prior to applying such alternative procedures, methods, or equivalent, the contractor shall describe them in a written proposal submitted to the Government for evaluation. When required, the contractor shall demonstrate that the effectiveness of each proposed alternative is equal to or better than the specified quality assurance provision(s) herein. In cases of dispute as to whether the contractor's proposed alternative(s)

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.

provides equivalent assurance, the provisions of this specification shall apply. All approved alternative provisions shall be specifically incorporated into the contractor's quality program or detailed inspection system, as applicable. Unless otherwise specified in the contract, proposed alternative quality conformance provisions will be submitted by the contractor for evaluation by the technical activity.

6.9 Subject term (key word) listing.

Computer, M21
Fire Control
Tank, M60A3

Custodian:
Army-AR

Preparing activity:
Army-AR

(Project 1240-0011)

Source: https://assist.dla.mil -- Downloaded: 202610-26T03:56Z
Check the source to verify that this is the current version before use.